

ures

performance, Low-power Atmel® AVR® 8-bit Microcontroller

anced RISC Architecture

131 Powerful Instructions - Most Single-clock Cycle Execution

32 × 8 General Purpose Working Registers

Fully Static Operation

Up to 16 MIPS Throughput at 16 MHz

On-chip 2-cycle Multiplier

Endurance Non-volatile Memory segments

16 Kbytes of in-System Self-programmable Flash program memory

512 Bytes EEPROM

1 Kbyte Internal SRAM

Write/Erase Cycles: 10,000 Flash/100,000 EEPROM

Data retention: 20 years at 85°C/100 years at 25°C°

Optional Boot Code Section with Independent Lock Bits

In-System Programming by On-chip Boot Program

True Read-While-Write Operation

Programming Lock for Software Security

3 (IEEE std. 1149.1 Compliant) Interface

Boundary-scan Capabilities According to the JTAG Standard

Extensive On-chip Debug Support

Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface

cheral Features

Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes

One 16-bit Timer/Counters with Separate Prescalers and Compare Modes

One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture

Mode

Real Time Counter with Separate Oscillator

Four PWM Channels

8-channel, 10-bit ADC

8 Single-ended Channels

7 Differential Channels In TQFP Package Only

2 Differential Channels with Programmable Gain at 1x, 10x, or 200x

Byte-oriented Two-wire Serial Interface

Programmable Serial USART

Master/Slave SPI Serial Interface

Programmable Watchdog Timer with Separate On-chip Oscillator

On-chip Analog Comparator

cial Microcontroller Features

Power-on Reset and Programmable Brown-out Detection

Internal Calibrated RC Oscillator

External and Internal Interrupt Sources

Six Sleep Modes: little, ADC Noise Reduction, Power-save, Power-down, Standby

and Extended Standby

ind Packages

32 Programmable LO Lines

40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF

rating Voltages

2.7V - 5.5V for ATmega16L

4.5V - 5.5V for ATmega16

ed Grades

0 - 8 MHz for ATmega16L

0 - 16 MHz for ATmega16

er Consumption @ 1 MHz, 3V, and 25°C for ATmega16L

Active: 1.1 mA

Idle Mode: 0.35 mA

Power-down Mode: < 1 μA



8-bit AVR®
Microcontroller
with 16K Bytes
In-System
Programmable
Flash

ATmega16 ATmega16L

**Summary** 



Rev. 2466TS-AVR-07/10

ATmega16(L) -

Figure 1. Pinout ATmega16

POP

(ICP1) PD6 C 20	(OC1A) PD5 [] 19	(OC1B) PD4 C 18	(INT1) PD3 CJ 17	(INTO) PD2 C 16	(TXD) PD1 C 15	(RXD) PD0 [] 14	XTAL1 CT 13	XTAL2 [] 12	GND C 11	VCC [] 10	RESET C 9	(SCK) PB7 C 8	(MISO) PB6 CT 7	(MOSI) PB5 C 6	(SS) PB4 C 5	(OCO/AIN1) PB3 C 4	(INTZ/AINO) PB2 CJ 3	(T1) PB1 C 2	(XCK/TO) PBO C 1
21 D PD7 (OC2	22   PC0 (SCL)	23 D PC1 (SDA)	24 D PC2 (TCK)	25 D PC3 (TMS)	26 D PC4 (TDO)	27 1 PC5 (TDI)	28 D PC6 (TOSC	29 13 PC7 (TOSC	30 D AVCC	П	32 D AREF	33 PAT (ADC7	П	35 PAS (ADCS	36 PA4 (ADCA	37 PA3 (ADC3	38 PAZ (ADCZ	39 PA1 (ADC	40 PAO (ADCO

NOTE:

Bottom pad should
be soldered to ground. 0 4443424140393837363534 PB4 (\$\overline{S}\$)
PB3 (AIN1/OC0)
PB2 (AIN0/INT2)
PB1 (T1)
PB0 (XCK/T0)
GND
VCC
PA0 (ADC0)
PA1 (ADC1)
PA2 (ADC2)
PA3 (ADC3) (INT1) PD3 (OC1B) PD4 (OC1A) PD5 (ICP1) PD6 (OC2) PD7 VCC GND (SCL) PC0 (SDA) PC1 (TCK) PC2 (TMS) PC3 1213141516171819202122 TOFP/OFN/MLF 33 PA4 (ADC4)
32 PA5 (ADC5)
31 PA6 (ADC5)
30 PA7 (ADC7)
29 AREF
28 GND
27 AVCC
26 PC7 (TOSC2)
25 PC6 (TOSC1)
24 PC5 (TD1)
23 PC4 (TD0)

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.


2486TS-AVR-07/10

rview

The ATmega16 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

k Diagram

Figure 2. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega16 provides the following features: 16 Kbytes of In-System Programmable Flash Program memory with Read-While-Write capabilities, 512 bytes EEPROM, 1 Kbyte SRAM, 32 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundaryscan, On-chip Debugging support and programming, three flexible Timer/Counters with compare modes, Internal and External Interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC with optional differential input stage with programmable gain (TQFP package only), a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART, Two-wire interface, A/D Converter, SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high density nonvolatile memory technology. The Onchip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega16 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

#### escriptions

Digital supply voltage.

Ground.

(PA7..PA0)

Port A serves as the analog inputs to the A/D Converter.

Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

ATmega16(L)

3 (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the ATmega16 as listed on page 58.

(PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.

Port C also serves the functions of the JTAG interface and other special features of the ATmega16 as listed on page 61.

(PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega16 as listed on page 63.

Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 38. Shorter pulses are not guaranteed to generate a reset.

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Output from the inverting Oscillator amplifier.

AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to  $V_{\rm CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{\rm CC}$  through a low-pass filter.

AREF is the analog reference pin for the A/D Converter.



5



#### ources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

## a Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# ATmega16(L)

# ster Summary

55	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
æ	SREG	1 1	Т	. н	s	V	_N	Z	C	9
E)	SPH	-		_	- ***	-	SP10	SP9	SP8	12
(D)	SPL	II SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
C)	OCR0		Output Compa				1000		100000000000000000000000000000000000000	85
B) A)	GICR	II INT1	INTO	INT2	-			IVSEL	IVÇE	48, 69
9)	TIMSK	OCIE2	INTF0 TOIE2	INTF2 TICIE1	OCIEA	OCIECO	70/54	0050		70
8).	TIFR	OCF2	TOV2	ICF1	OCIE1A OCF1A	OCIE1B OCF1B	TOIET	OCIE0 OCF0	TO/E0 TO/O	85, 115, 133
7	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	88, 115, 133 250
8)	TWCR	ITWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	180
5)	MCUCR	SM2	SE	SM1	SMO	ISC11	ISC10	ISC01	ISC00	32,68
4)	MCUCSR	JID	ISC2		JTRF	WDRF	BORF	EXTRF	PORF	41, 69, 231
3)	TCCR0	1 FOC0	WGM00	COM01	COMDO	WGM01	CS02	CS01	CS00	83
2)	TCNTO	Timer/Counter		- N		2				85
ויענו	OSCCAL	- 11	bration Register							30
$\rightarrow$	OCOR	On Chip Debu		r	10200					227
0)	SFIOR	ADTS2	ADTS1	ADTS0		ACME	PUD	PSR2	PSR10	57,88,134,201,221
P <sub>1</sub>	TCCR1A	COMIAI	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	110
E)	TCCR19	CNC1	ICES1	ebe Web Dide	WGM13	WGM12	CS12	CS11	CS10	113
D)	TCNT1H TCNT1L		r1 – Counter Regi r1 – Counter Regi							114
C) B)	OCRIAH			are Register A Hi	nh Ryte		0. 0.000			114
A)	OCRIAL			are Register A Lo		W	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			114
9)	OCR18H			are Register B Hi						114
6)	OCR1BL	_		are Register B Lo		-			***	114
7	ICR1H			Register High By		2010				114
8)	ICR1L			Register Low By		- <del></del>	tan saara isaa sii	- <del>19</del>		114
ด	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	128
4)	TCNT2	Tirrior/Counter	2 (8 Bits)						- 10	130
3)	OCR2	Timer/Counter	2 Output Compar	re Register						130
2)	ASSR	→	<u> </u>	-		AS2	TCN2UB	OCR2UB	TCR2UB	131
1)	WDTCR		-	-	WDTOE	WDE	WDP2	WDPf	WDP0	43
0)Z7	UBRRH	URSEL	-					R[11:8]		167
_	UCSRC	URSEL	UMSEL	UPM1	UPMO	USBS	UCSZ1	UCSZO	UCPOL	166
<u> </u>	EEARH	<u> </u>	<del>!</del>	l		-			EEARS	19
<u> </u>	EEARL		fress Register Lor	w Byto		·	•			19 19
ଚ	EECR EECR	EEPROM Date	a register	· _	I	EERIE	EEMWE	EEWÉ	EERE	19
B)	PORTA	PORTA7	PORTAB	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTAG	68
A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	68
9)	PINA	PINA7	PINAS	PINAS	PINA4	PINA3	PINA2	PINA1	PINAD	68
6)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	68
n	DDRB	DD87	DDB6	DDB5	DD84	DDB3	DDB2	DDB1	DDB0	66
6)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINBO	68
5)	PORTC	PORTC7	PORTC8	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	67
4)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	67
3)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	P/NC2	PINC1	PINCO	67
2)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	67
1)	DDRD	0007	DDD8	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	67
0)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PINDO	67 142
<u>n</u>	SPDR	SPI Data Rog SPIF	WCOL	ex v				<u>.</u> .	SP12X	142
<u>n</u>	SPSR SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPRO	140
ົວ	UDR	USART VO D		- COND	1 10011	U.OL	, with	- V. III		163
B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	164
A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	165
9)	UBRRL		Rate Register Lo					202	12 1	167
3)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	202
7)	ADMUX	REFS1	REF\$0	ADLAR	MUX4	михз	MUX2	MUX1	MUXO	217
6)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	219
5)	ADCH		gister High Byte							220
			alatas I am Duta							220
4)	ADCL	ADC Data Reg							_	
	ADCL TWDR TWAR		al Interface Data	Register TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	182 182





1638	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(\$21)	TWSR	TWS7	TWS6	TWS5	TWS4	TW\$3	T	TWPS1	TWPS0	181
(\$20)	TWBR	Two-wire Sort	al Interface Bit Re	te Register					1	160

- When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register.
- 2. Refer to the USART description for details on how to access UBRRH and UCSRC.
- 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

ATmega16(L)

2466TS-AVR-07/10

# ruction Set Summary

ionics	Operands		Description	Operation	Flaga	#Clocks
TETIC AND L	OGIC INSTRUCT	ION	3	Appendix to the		
	Rd, Rr		Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1_1
n 17 23	Rd, Rr		Add with Carry two Registers	Rd ← Rd + Rr + C	Z.C.N.V.H	1
	RdLK	Щ_	Add Immediate to Word	Ratiral ← Ratiral + K	Z,C,N,V,S	2
	Rd, Rr		Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
200	Rd, K		Subtract Constant from Register	Rd ← Rd - K	Z.C.N.V.H	1_1_
	Rd, Rr	-	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
	Rd, K	<b> </b>	Subtract with Carry Constant from Reg.	Rd ← Rd - K + C	Z,C,N,V,H	1
	Rdl,K	1	Subtract Immediate from Word	Rah:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
- 0	Rd, Rr	<u> </u>	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
	Rd, K	!	Logical AND Register and Constant	Rd ← Rd • K	ZN.V	1 1
		<u>                                     </u>	Logical OR Registers	Rd ← Rd v Rr	ZNV	1 1
		_	Logical OR Register and Constant	Rd ← Rd v K	ZN,V	1-1-1
	Rd, Rr	-	Exclusive OR Registers	Rd ← Rd ⊕ Rr	Z,N,V	<del>   </del>
	Rd	-	One's Complement	Rd ← \$FF – Rd	Z,C,N,V	1 1
	Rd	-	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1 1
	Rd,K	#	Set Bit(s) in Register	Rd ← Rd v K	Z,N,V	1 1
8	Rd,K	-	Clear Sit(s) in Register	Rd ← Rd • (\$FF - K)	Z,N,V	1 1
	Rd	1	Increment	Rd ← Rd + 1 Rd ← Rd − 1	Z,N,V Z,N,V	1 1
	Rd Rd	-			Z,N,V	1 1
9	Rd Rd	-	Test for Zero or Minus Clear Register	Rd ← Rd ⊕ Rd Rd ← Rd ⊕ Rd	Z,N,V	+ ; -
		+-			None	<del>                                     </del>
55 N N	Rd Da		Set Register	Rd ← SFF R1:R0 ← Rd x Rr	Z,C	2
	Rd, Rr	#-	Multiply Unsigned	R1:R0 ← Rd x Rr	ZC	2
2	Rd, Rr	-	Multiply Signed	R1:R0 ← Rd x Rr	Z.C	2
9		<del>  -</del>	Multiply Signed with Unsigned Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
		<del>  </del>	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z.C	2
		<del>ii</del>	Fractional Multiply Signed with Unalgned	R1:R0 +- (Rd x Rr) << 1	Z.C	2
H INSTRUCT		ii	E. CONTINUES MEDITALLY AND THE STREET	Title 4 (to a to)		
THO INGO	k	╫╴	Relative Jump	PC←PC+k+1	None	2
-		H	Indirect Jump to (Z)	PC ← Z	None	2
	k	<del>II</del>	Direct Jump	PC←k	None	3
31	k	ti –	Relative Subroutine Call	PC←PC+k+1	None	3
	<u> </u>	ii	Indirect Call to (Z)	PC ← Z	None	3
	k	ii	Direct Subroutino Call	PC ← k	None	4
		1	Subroutine Return	PC ← STACK	None	4
		1	Interrupt Return	PC ← STACK	1	4
	Rd,Rr	II	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
75772	Rd,Rr	11	Compare	Rd – Rr	Z, N,V,C,H	1
57-251 05	Rd,Rr	II	Compare with Carry	Rd-Rr-C	Z, N,V,C,H	1
0.00	Rd,K	11	Compare Register with Immediate	Rd-K	Z, N,V,C,H	1
	Rr, b	II	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
	Rr, b	II	Skip if Bit in Register is Set	If (Rt(b)=1) PC ← PC + 2 or 3	None	1/2/3
	Р. Б		Skip if Bit in UO Register Cleared	if (P(b)=0) PC +- PC + 2 or 3	None	1/2/3
	Р, Б	1	Skip if Bit in I/O Register is Set	if (P(b)=1) PC 4- PC + 2 or 3	None	1/2/3
-22	s, k	1	Branch if Status Flag Set	if (SREG(s) = 1) then PC+-PC+k + 1	None	1/2
	s, k	1	Branch II Status Flag Cleared	if (SREG(s) = 0) then PC+-PC+k+1	None	1/2
	k .	11	Branch if Equal	if (Z = 1) then PC ← PC+k+1	None	1/2
	k	II	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1/2
	k	11	Brench If Carry Set	if (C = 1) then PC ← PC + k + 1	None	1/2
	k	1	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1/2
	k	1	Brench if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
	k	1	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
	k	11	Brench if Mirrus	if (N = 1) then PC ← PC + k + 1	None	1/2
	k	11	Branch if Plus	If (N = 0) then PC ← PC + k + 1	None	1/2
_	k	1	Branch if Greates or Equal, Signed	if (N ⊕ V= 0) then PC ← PC + k + 1	None	1/2
	k	11	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
	k	11	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
	k	11	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
	k	1	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
	k	1	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
	k	11	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	Nono	1/2
	<u>k</u>	11	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
		11				





onics	Operands		Description	Operation	Flags	#Clocks
	k		Branch if Interrupt Enabled	if (1 = 1) then PC ← PC + k + 1	None	1/2
50 D 550	k		Branch if Interrupt Disabled	if (1=0) then PC ← PC + k + 1	None	1/2
RANSFER	NSTRUCTIONS		2			
	Rd, Rr		Move Between Registers	Rd ← Rr	None	1 -1 -
	Rd, Rr		Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
2 /	Rd, K		Load Immediate	Rd ← K	None	1 1
-	Rd, X		Load Indirect	Rd ← (X)	None	2
-	Rd, X+		Load Indirect and Post-Inc.	Rd ← (X), X ← X + 1	None	2 2
-	Rd, - X Rd, Y		Load Indirect and Pre-Dec.	X ← X − 1, Rd ← (X) Rd ← (Y)	None	2
-	Rd, Y+		Load Indirect and Post-Inc.	Rd ← (Y), Y ← Y + 1	None	2
	Rd, -Y	-	Load Indirect and Pre-Dec.	Y ← Y − 1, Rd ← (Y)	None	2
	Rd,Y+q		Load Indirect with Displacement	Rd ← (Y + q)	None	2
	Rd, Z		Load Indirect	Rd ← (Z)	None	2
- 15	Rd, Z+		Load Indirect and Post-Inc.	Rd ← (Z), Z ← Z+1	None	2
	Rd, -Z		Load Indirect and Pre-Dec.	Z ← Z - 1, Rd ← (Z)	None	2
	Rd, Z+q		Load Indirect with Displacement	Rd ← (Z+q)	None	2
	Rd, k		Load Direct from SRAM	Rd ← (k)	None	2
	X, Rr		Store Indirect	(X) ← Rr	None	2
	X+, Rr		Store Indirect and Post-Inc.	(X) ← Rr, X ← X + 1	None	2
8	-X, Rr		Store Indirect and Pre-Dec.	X ← X − 1, (X) ← Rr	None	2
	Y. Rr		Store Indirect	(Y) ← Rr	None	2
	Y+, Rr		Store Indirect and Post-Inc.	(Y) ← Rr, Y ← Y + 1	None	2
	-Y, Rr .		Store Indirect and Pre-Dec.	Y ← Y - 1, (Y) ← Rr	None	. 2
v v v	Y+q,Rr		Store Indirect with Displacement	(Y+q) ← Rr	None	2
0	Z, Rr		Store Indirect	(Z) ← Rr	None	2
	Z+, Rr		Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
	-Z, Rr		Store Indirect and Pre-Dec.	Z ← Z - 1, (Z) ← Rr	None	2
	Z+q.Rr	1	Store Indirect with Displacement	(Z+q)←Rr	None	2
	k, Rr		Store Direct to SRAM	(k) ← Rr	None	2
		_	Load Program Memory	R0 ← (2)	None	3
	Rd, Z	-	Load Program Memory	Rd ← (Z)	None	3 -
	Rd, Z+	-	Load Program Memory and Post-Inc	Rd ← (Z), Z ← Z+1	None	3
			Store Program Memory	(Z) ← R1:R0	None	<del></del>
	Rd, P	-	in Port	Rd ← P	None	1
-	P, Rr	-	Out Port	P←Rr	None None	2
	Rr	-	Push Register on Stack	STACK ← Rr Rd ← STACK	None	2
DIT TERT	Rd INSTRUCTIONS	-	Pop Register from Stack	I KO - SIRCK	HORE	<del></del>
Bil-iEO	P,b	-	Set Bit in I/O Register	VO(P,b) ← 1	None	7 2
	P,b	-	Clear Bit in I/O Register	VO(P,b) ← 0	None	2
100	Rd	-	Logical Shift Left	Rd(n+1) ← Rd(n), Rd(0) ← 0	Z,C,N,V	1
	Rd		Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
	Rd		Rotate Left Through Carry	$Rd(0)\leftarrow C_*Rd(n+1)\leftarrow Rd(n)_*C\leftarrow Rd(7)$	Z,C,N,V	1
	Rd	1	Rotate Right Through Carry	Rd(7)+-C,Rd(n)+-Rd(n+1),G+-Rd(0)	Z,C,N,V	1
	Rd	1	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=08	Z.C.N.V	1
- 22-23	Rd		Swap Nibbles	Rd(30) - Rd(74),Rd(74) - Rd(30)	None	. 1
94 Acre	5		Flag Set	SREG(s) ← 1	SREG(s)	1
- Marie	5		Flag Clear	SREG(6) ← 0	SREG(s)	1
	Rr, b		Bit Store from Register to T	T ← Rr(b)	T	.1
	Rd, b		Bit load from T to Register	Rd(b) ← T	None	1
3000000			Set Carry	C←1	C_	1 1
			Clear Carry	C←0	C	1
	1		Set Negative Flag	N←1	·N	1 1
3.0			Clear Negative Flag	N ← 0	N	11
			Set Zero Flag	Z+1	Z	1_1_
			Clear Zero Flag	Z+0	Z	1-1-
		-	Global Interrupt Enable	1←1	1	1-1-
			Global Interrupt Disable	14-0	1	1 1
			Set Signed Test Flag	\$←1	<u>s</u>	1
		-	Clear Signed Test Flag	\$←0	8	1_1_
		-	Set Twos Complement Overflow.	V←1	V -	1
	-	-	Clear Twos Complement Overflow	V ← 0	V	+
	-	-	Set T in SREG Clear T in SREG	T←1	17-	1
			I CTOOP I IN SUEG	1 4 4 - U		100
		-	Set Half Carry Fleg in SREG	H←1	Н	+ + +

# ATmega16(L)

nonice	nice Operands	Description	Operation		#Clocks	
		Clear Half Carry Flag in SREG	H ← 0	H	1	
ONTROL	INSTRUCTIONS		ender to the second	<u> </u>	<del></del>	
		No Operation		None	1 1	
		Sleep	(see specific descr. for Sleep function)	None	1 1	
		Watchdog Reset	(see specific descr. for WDR/timer)	None	1	
		Break	For On-Chip Debug Only	None	N/A	





ering Information


peed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7V - 5.5V	ATmega16L-8AU <sup>(1)</sup> ATmega16L-8PU <sup>(1)</sup> ATmega16L-8MU <sup>(1)</sup>	44A 40P6 44M1	Industrial (-40°C to 85°C)
16	4.5V - 5.5V	ATmega16-16AU <sup>(1)</sup> ATmega16-16PU <sup>(1)</sup> ATmega16-16MU <sup>(1)</sup>	44A 40P6 44M1	Industrial (-40°C to 85°C)

Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	II
	Package Type
44-lead, T	nin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
40-pin, 0.6	00° Wide, Plastic Dual Inline Package (PDIP)
44-pad, 7	× 7 × 1.0 mm body, lead pitch 0.50 mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

ATmega16(L)

## aging Information



## COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α_	_	_	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	11.75	12.00	12.25	
D1	9.90	10.00	10,10	Note 2
E	11.75	12.00	12.25	
Εt	9.90	10.00	10.10	Note 2
В	0.30	-	0.45	
С	0.09	-	0.20	
L	0.45		0.75	
е		0.80 TYP		

Notes:

- This package conforms to JEDEC reference MS-026, Variation ACB.
   Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.


  3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

	0005 0		TITLE	DRAWING NO.	REV.
AREL,	San Jose	nard Parkway CA 95131	44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	44A	В
		1			



**AIMEL** 




40P6, 40-lead (0.600\*/15.24 mm Wide) Plastic Dual Inline Package (PDIP)

ATmega16(L)

2325 Orchard Parkway San Jose, CA 95131

В

40P6







ega16(L) Rev.

ita

The revision letter in this section refers to the revision of the ATmega16 device.

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{\rm CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.

#### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

#### 3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

#### Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

First Analog Comparator conversion may be delayed

Interrupts may be lost when writing the timer registers in the asynchronous timer

IDCODE masks data from TDI input

Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

ATmega 16(L)

ega16(L) Rev.

2468TS-AVR-07/10

#### Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.

#### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

#### 3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

## 4. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.



ga16(L) Rev.



#### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

#### 3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

#### Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

First Analog Comparator conversion may be delayed

- Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.

#### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

#### 3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

ega16(L) Rev.

#### Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.

#### Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- · IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{\rm CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.

#### **Problem Fix / Workaround**

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

#### 3. IDCODE masks data from TDI Input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.



ega16(L) Rev.



#### Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.

#### ga16(L) Rev.

- First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- IDCODE masks data from TDI input
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

#### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### Problem Fix/Workaround

When the device has been powered or reset, disable then enable the Analog Comparator before the first conversion.

#### 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.

#### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

#### 3. IDCODE masks data from TDI input

The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR.

#### Problem Fix / Workaround

- If ATmega16 is the only device in the scan chain, the problem is not visible.
- Select the Device ID Register of the ATmega16 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATmega16 while reading the Device ID Registers of preceding devices of the boundary scan chain.
- If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATmega16 must be the fist device in the chain.


#### Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

#### Problem Fix / Workaround


Always use OUT or SBI to set EERE in EECR.

## E18-D80NK-N Adjustable Infrared Sensor Switch Manual



## Introduction

This is an infrared distance switch. It has an adjustable detection range, 3cm - 80cm. It is small, easy to use/assemble, inexpensive. Useful for robot, interactive media, industrial assembly line, etc.



## Specification

Model NO: E18-D80NK-N

Sensing range: 3-80cm adjustable

Sensing object: Translucency, opaque

Supply voltage: DC5V

Load current: 100mA

Output operation: Normally open(O)

Guard mode: Reverse polarity protection Ambient temperature: -25-70°C


Red: +5V; Yellow:Signal;Green:GND

Diameter: 18mm, Length: 45mm

Appearance: Threaded cylindrical

Material: Plastic

Output: DC three-wire system(NPN)





Tel: 010-62669059 Website: www.61mcu.com E-mail: fae\_61mcu@163.com