Features

- **High Performance, Low Power AVR**® **8-Bit Microcontroller**
	- **Advanced RISC Architecture**
		- **– 131 Powerful Instructions – Most Single Clock Cycle Execution**
		- **– 32 x 8 General Purpose Working Registers**
		- **– Fully Static Operation**
		- **– Up to 20 MIPS Throughput at 20 MHz**
		- **– On-chip 2-cycle Multiplier**
- **High Endurance Non-volatile Memory Segments – 4/8/16/32K Bytes of In-System Self-Programmable Flash progam memory (ATmega48PA/88PA/168PA/328P)**
	- **– 256/512/512/1K Bytes EEPROM (ATmega48PA/88PA/168PA/328P)**
	- **– 512/1K/1K/2K Bytes Internal SRAM (ATmega48PA/88PA/168PA/328P)**
	- **– Write/Erase Cycles: 10,000 Flash/100,000 EEPROM**
	- **– Data retention: 20 years at 85°C/100 years at 25°C** (1)
	- **– Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation**
	- **– Programming Lock for Software Security**
- **Peripheral Features**
	- **– Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode**
	- **– One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode**
	- **– Real Time Counter with Separate Oscillator**
	- **– Six PWM Channels**
	- **– 8-channel 10-bit ADC in TQFP and QFN/MLF package Temperature Measurement**
	- **– 6-channel 10-bit ADC in PDIP Package**
	- **Temperature Measurement**
	- **– Programmable Serial USART – Master/Slave SPI Serial Interface**
	- **– Byte-oriented 2-wire Serial Interface (Philips I ²C compatible)**
	- **– Programmable Watchdog Timer with Separate On-chip Oscillator**
	- **– On-chip Analog Comparator**
	- **– Interrupt and Wake-up on Pin Change**
- **Special Microcontroller Features**
	- **– Power-on Reset and Programmable Brown-out Detection**
	- **– Internal Calibrated Oscillator**
	- **– External and Internal Interrupt Sources**
	- **– Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby**
- **I/O and Packages**
	- **– 23 Programmable I/O Lines**
	- **– 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF**
- **Operating Voltage:**
- **– 1.8 - 5.5V for ATmega48PA/88PA/168PA/328P**
- **Temperature Range:**
- **– -40**°**C to 85**°**C**
- **Speed Grade:**
	- **– 0 - 20 MHz @ 1.8 - 5.5V**
- **Low Power Consumption at 1 MHz, 1.8V, 25**°**C for ATmega48PA/88PA/168PA/328P:**
	- **– Active Mode: 0.2 mA**
	- **– Power-down Mode: 0.1 µA**
	- **– Power-save Mode: 0.75 µA (Including 32 kHz RTC)**

8-bit Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash

ATmega48PA ATmega88PA ATmega168PA ATmega328P

Summary

Rev. 8161DS–AVR–10/09

1. Pin Configurations

Figure 1-1. Pinout ATmega48PA/88PA/168PA/328P

1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 76 and "System Clock and Clock Options" on page 26.

1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

1.1.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 28-3 on page 308. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 79.

1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 82.

$1.1.7$ **AV**_{CC}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to $\rm V_{CC}$, even if the ADC is not used. If the ADC is used, it should be connected to $\rm V_{CC}$ through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.

1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

2. Overview

The ATmega48PA/88PA/168PA/328P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48PA/88PA/168PA/328P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle.

The resulting

architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48PA/88PA/168PA/328P provides the following features: 4/8/16/32K bytes of In-System Programmable Flash with Read-W hile-W rite capabilities, 256/512/512/1K bytes EEPROM, 512/1K/1K/2K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working regist ers, t hree flexible Timer/Count ers wit h compare modes, int ernal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48PA/88PA/168PA/328P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48PA/88PA/168PA/328P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48PA, ATmega88PA, ATmega168PA and ATmega328P

The ATmega48PA, ATmega88PA, ATmega168PA and ATmega328P differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Device	Flash	EEPROM	RAM	Interrupt Vector Size
ATmega48PA	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector
ATmega88PA	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector
ATmega168PA	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector
ATmega328P	32K Bytes	1K Bytes	2K Bytes	2 instruction words/vector

Table 2-1. Memory Size Summary

ATmega88PA, ATmega168PA and ATmega328P support a real Read-W hile-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48PA, there is no Read-W hile-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.

3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on [http://www.atmel.com/avr.](http://www.atmel.com/avr)

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

5. Register Summary

۳

 \blacksquare

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.

3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48PA/88PA/168PA/328P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

5. Only valid for ATmega88PA.

6. Instruction Set Summary

 \blacksquare

7. Ordering Information

7.1 ATmega48PA

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.

3. See "Speed Grades" on page 306.

4. NiPdAu Lead Finish.

7.2 ATmega88PA

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.

3. See "Speed Grades" on page 306.

4. NiPdAu Lead Finish.

7.3 ATmega168PA

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.

3. See "Speed Grades" on page 312.

4. NiPdAu Lead Finish.

7.4 ATmega328P

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive).Also Halide free and fully Green.

3. See Figure 28-1 on page 316.

8. Packaging Information

8.1 32A

10/5/2001

8.2 28M1

Note: The terminal #1 ID is a Laser-marked Feature.

10/24/08

8.3 32M1-A

Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2.

5/25/06

8.4 28P3

9. Errata

 \blacksquare

10. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

10.1 Rev. 8161D – 10/09

1. Inserted Table 8-8 on page 32, Capacitance for Low-frequency Crystal Oscillator.

10.2 Rev. 8161C – 05/09

- 1. Updated "Features" on page 1 for ATmega48PA/88PA/168PA/328P.
- 2. Updated "Overview" on page 5 included the Table 2-1 on page 6.
- 3. Updated "AVR Memories" on page 16 included "Register Description" on page 21 and inserted Figure 7-1 on page 17.
- 4. Updated "Register Description" on page 44.
- 5. Updated "System Control and Reset" on page 46.
- 6. Updated "Interrupts" on page 57.
- 7. Updated "External Interrupts" on page 70.
- 8. Updated "Boot Loader Support Read-While-Write Self-Programming, ATmega88PA, ATmega168PA and ATmega328P" on page 277.
- 9. Inserted "ATmega168PA DC Characteristics" on page 315.
- 10. Inserted "ATmega328P DC Characteristics" on page 316.
- 11. Inserted "ATmega168PA Typical Characteristics" on page 375.
- 12. Inserted "ATmega328P Typical Characteristics" on page 399.
- 13. Inserted Ordering Information for "ATmega168PA" on page 432.
- 14. Inserted Ordering Information for "ATmega328P" on page 433.
- 15. Inserted "Errata ATmega328P" on page 438.
- 16. Editing updates.

10.3 Rev. 8161B – 01/09

- 1. Updated "Features" on page 1 for ATmega48PA and updated the book accordingly.
- 2. Updated "Overview" on page 5 included the Table 2-1 on page 6.
- 3. Updated "AVR Memories" on page 16 included "Register Description" on page 21 and inserted Figure 7-1 on page 17.
- 4. Updated "Register Description" on page 44.
- 5. Updated "System Control and Reset" on page 46.
- 6. Updated "Interrupts" on page 57.

- 7. Updated "External Interrupts" on page 70.
- 8. Inserted Typical characteristics for "ATmega48PA Typical Characteristics" on page 327.
- 9. Updated figure names in Typical characteristics for "ATmega88PA Typical Characteristics" on page 351.
- 10. Inserted "ATmega48PA DC Characteristics" on page 314.
- 11. Updated Table 28-1 on page 317 by removing the footnote from Vcc/User calibration
- 12. Updated Table 28-7 on page 323 by removing Max value (2.5 LSB) from Absolute accuracy, $V_{REF} = 4V$, $V_{CC} = 4V$, ADC clock = 200 kHz.
- 13. Inserted Ordering Information for "ATmega48PA" on page 430.

10.4 Rev. 8161A – 11/08

- 1. Initial revision (Based on the ATmega48P/88P/168P/328P datasheet 8025F-AVR-08/08).
- 2. Changes done compared to ATmega48P/88P/168P/328P datasheet 8025F-AVR-08/08:
	- $-$ Updated "DC Characteristics" on page 313 with new typical values for I_{CC}.
	- Updated "Speed Grades" on page 316.
	- New graphics in "Typical Characteristics" on page 326.
	- New "Ordering Information" on page 430.

Headquarters International

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369

Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com

Technical Support avr@atmel.com

Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to
any intellectual property right is granted by this document or in con SPECIAL OR INCIDEN- TAL DAMAGES(INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF
INFORMATION)ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADV **OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reser ves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

16 x 4 Character LCD

Vishay

FEATURES

- 5 x 8 dots includes cursor
- Built in controller (KS 0066 or Equivalent)
- + 5V power supply (Also available for + 3V)
- 1/16 duty cycle
- B/L to be driven by pin 1, pin 2, or pin 15, pin 16 or A and K
- N.V. optional for + 3V power supply

NOTE: VSS = 0 Volt, VDD = 5.0 Volt

Document Number: 37266 Revision 01-Oct-02

LCD-016M004B

VISHA

Vishay 16 x 4 Character LCD

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

PRELIMINARY DS18B20 Programmable Resolution 1-Wire ® Digital Thermometer

www.dalsemi.com

FEATURES

Unique 1-Wire interface requires only one port pin for communication Multidrop capability simplifies distributed temperature sensing applications Requires no external components Can be powered from data line. Power supply range is 3.0V to 5.5V Zero standby power required Measures temperatures from -55°C to +125°C. Fahrenheit equivalent is -67°F to +257°F $\pm 0.5^{\circ}$ C accuracy from -10 $^{\circ}$ C to +85 $^{\circ}$ C Thermometer resolution is programmable from 9 to 12 bits Converts 12-bit temperature to digital word in 750 ms (max.) User-definable, nonvolatile temperature alarm settings Alarm search command identifies and addresses devices whose temperature is outside of programmed limits (temperature alarm condition) Applications include thermostatic controls, industrial systems, consumer products, thermometers, or any thermally sensitive system

PIN ASSIGNMENT

8-Pin SOIC (150 mil)

PIN DESCRIPTION

GND - Ground

- DQ Data In/Out
- V_{DD} Power Supply Voltage
NC No Connect
- No Connect

DESCRIPTION

The DS18B20 Digital Thermometer provides 9 to 12-bit (configurable) temperature readings which indicate the temperature of the device.

Information is sent to/from the DS18B20 over a 1-Wire interface, so that only one wire (and ground) needs to be connected from a central microprocessor to a DS18B20. Power for reading, writing, and performing temperature conversions can be derived from the data line itself with no need for an external power source.

Because each DS18B20 contains a unique silicon serial number, multiple DS18B20s can exist on the same 1-Wire bus. This allows for placing temperature sensors in many different places. Applications where this feature is useful include HVAC environmental controls, sensing temperatures inside buildings, equipment or machinery, and process monitoring and control.

DS18B20Z (8-pin SOIC): All pins not specified in this table are not to be connected.

OVERVIEW

The block diagram of Figure 1 shows the major components of the DS18B20. The DS18B20 has four main data components: 1) 64-bit lasered ROM, 2) temperature sensor, 3) nonvolatile temperature alarm triggers TH and TL, and 4) a configuration register. The device derives its power from the 1-Wire communication line by storing energy on an internal capacitor during periods of time when the signal line is high and continues to operate off this power source during the low times of the 1-Wire line until it returns high to replenish the parasite (capacitor) supply. As an alternative, the DS18B20 may also be powered from an external 3 volt - 5.5 volt supply.

Communication to the DS18B20 is via a 1-Wire port. With the 1-Wire port, the memory and control functions will not be available before the ROM function protocol has been established. The master must first provide one of five ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Skip ROM, or 5) Alarm Search. These commands operate on the 64-bit lasered ROM portion of each device and can single out a specific device if many are present on the 1-Wire line as well as indicate to the bus master how many and what types of devices are present. After a ROM function sequence has been successfully executed, the memory and control functions are accessible and the master may then provide any one of the six memory and control function commands.

One control function command instructs the DS18B20 to perform a temperature measurement. The result of this measurement will be placed in the DS18B20's scratch-pad memory, and may be read by issuing a memory function command which reads the contents of the scratchpad memory. The temperature alarm triggers TH and TL consist of 1 byte EEPROM each. If the alarm search command is not applied to the DS18B20, these registers may be used as general purpose user memory. The scratchpad also contains a configuration byte to set the desired resolution of the temperature to digital conversion. Writing TH, TL, and the configuration byte is done using a memory function command. Read access to these registers is through the scratchpad. All data is read and written least significant bit first.

DS18B20 BLOCK DIAGRAM Figure 1

PARASITE POWER

The block diagram (Figure 1) shows the parasite-powered circuitry. This circuitry "steals" power whenever the DQ or V_{DD} pins are high. DQ will provide sufficient power as long as the specified timing and voltage requirements are met (see the section titled "1-Wire Bus System"). The advantages of parasite power are twofold: 1) by parasiting off this pin, no local power source is needed for remote sensing of temperature, and 2) the ROM may be read in absence of normal power.

In order for the DS18B20 to be able to perform accurate temperature conversions, sufficient power must be provided over the DQ line when a temperature conversion is taking place. Since the operating current of the DS18B20 is up to 1.5 mA, the DQ line will not have sufficient drive due to the 5k pullup resistor. This problem is particularly acute if several DS18B20s are on the same DQ and attempting to convert simultaneously.

There are two ways to assure that the DS18B20 has sufficient supply current during its active conversion cycle. The first is to provide a strong pullup on the DQ line whenever temperature conversions or copies to the E^2 memory are taking place. This may be accomplished by using a MOSFET to pull the DQ line directly to the power supply as shown in Figure 2. The DQ line must be switched over to the strong pullup within 10 µs maximum after issuing any protocol that involves copying to the E^2 memory or initiates temperature conversions. When using the parasite power mode, the V_{DD} pin must be tied to ground.

Another method of supplying current to the DS18B20 is through the use of an external power supply tied to the V_{DD} pin, as shown in Figure 3. The advantage to this is that the strong pullup is not required on the DQ line, and the bus master need not be tied up holding that line high during temperature conversions. This allows other data traffic on the 1-Wire bus during the conversion time. In addition, any number of DS18B20s may be placed on the 1-Wire bus, and if they all use external power, they may all simultaneously perform temperature conversions by issuing the Skip ROM command and then issuing the Convert T command. Note that as long as the external power supply is active, the GND pin may not be floating.

The use of parasite power is not recommended above 100° C, since it may not be able to sustain communications given the higher leakage currents the DS18B20 exhibits at these temperatures. For applications in which such temperatures are likely, it is strongly recommended that V_{DD} be applied to the DS18B20.

For situations where the bus master does not know whether the DS18B20s on the bus are parasite powered or supplied with external V_{DD} , a provision is made in the DS18B20 to signal the power supply scheme used. The bus master can determine if any DS18B20s are on the bus which require the strong pullup by sending a Skip ROM protocol, then issuing the read power supply command. After this pullup by sending a Skip ROM protocol, then issuing the read power supply command. command is issued, the master then issues read time slots. The DS18B20 will send back "0" on the 1-Wire bus if it is parasite powered; it will send back a "1" if it is powered from the V_{DD} pin. If the master receives a "0," it knows that it must supply the strong pullup on the DQ line during temperature conversions. See "Memory Command Functions" section for more detail on this command protocol.

STRONG PULLUP FOR SUPPLYING DS18B20 DURING TEMPERATURE CONVERSION Figure 2

USING V_{DD} TO SUPPLY TEMPERATURE CONVERSION CURRENT Figure 3

OPERATION - MEASURING TEMPERATURE

Temperature/Data Relationships Table 2

S

S

S

The core functionality of the DS18B20 is its direct-to-digital temperature sensor. The resolution of the DS18B20 is configurable $(9, 10, 11, \text{ or } 12 \text{ bits})$, with 12-bit readings the factory default state. This equates to a temperature resolution of 0.5° C, 0.25° C, 0.125° C, or 0.0625° C. Following the issuance of the Convert T [44h] command, a temperature conversion is performed and the thermal data is stored in the scratchpad memory in a 16-bit, sign-extended two's complement format. The temperature information can be retrieved over the 1-Wire interface by issuing a Read Scratchpad [BEh] command once the conversion has been performed. The data is transferred over the 1-Wire bus, LSB first. The MSB of the temperature register contains the "sign" (S) bit, denoting whether the temperature is positive or negative.

Table 2 describes the exact relationship of output data to measured temperature. The table assumes 12-bit resolution. If the DS18B20 is configured for a lower resolution, insignificant bits will contain zeros. For Fahrenheit usage, a lookup table or conversion routine must be used.

MSB

2^{-2} 2^{-3} 2^3 2^2 2^0 2^{-4} 2^{1} 2^{-1} LSB MSb $(unit = °C)$ LSb 2^5 $2⁶$ $2⁴$

S

S

*The power on reset register value is +85°C.

OPERATION - ALARM SIGNALING

After the DS18B20 has performed a temperature conversion, the temperature value is compared to the trigger values stored in TH and TL. Since these registers are 8-bit only, bits 9-12 are ignored for comparison. The most significant bit of TH or TL directly corresponds to the sign bit of the 16-bit temperature register. If the result of a temperature measurement is higher than TH or lower than TL, an alarm flag inside the device is set. This flag is updated with every temperature measurement. As long as the alarm flag is set, the DS18B20 will respond to the alarm search command. This allows many DS18B20s to be connected in parallel doing simultaneous temperature measurements. If somewhere the temperature exceeds the limits, the alarming device(s) can be identified and read immediately without having to read non-alarming devices.

64-BIT LASERED ROM

Each DS18B20 contains a unique ROM code that is 64-bits long. The first 8 bits are a 1-Wire family code (DS18B20 code is 28h). The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (See Figure 4.) The 64-bit ROM and ROM Function Control section allow the DS18B20 to operate as a 1-Wire device and follow the 1-Wire protocol detailed in the section "1-Wire Bus System." The functions required to control sections of the DS18B20 are not accessible until the ROM function protocol has been satisfied. This protocol is described in the ROM function protocol flowchart (Figure 5). The 1-Wire bus master must first provide one of five ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Skip ROM, or 5) Alarm Search. After a ROM function sequence has been successfully executed, the functions specific to the DS18B20 are accessible and the bus master may then provide one of the six memory and control function commands.

CRC GENERATION

The DS18B20 has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56-bits of the 64-bit ROM and compare it to the value stored within the DS18B20 to determine if the ROM data has been received error-free by the bus master. The equivalent polynomial function of this CRC is:

 $CRC = X^8 + X^5 + X^4 + 1$

The DS18B20 also generates an 8-bit CRC value using the same polynomial function shown above and provides this value to the bus master to validate the transfer of data bytes. In each case where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function given above and compare the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the DS18B20 (for ROM reads) or the 8-bit CRC value computed within the DS18B20 (which is read as a ninth byte when the scratchpad is read). The comparison of CRC values and decision to continue with an operation are determined entirely by the bus master. There is no circuitry inside the DS18B20 that prevents a command sequence from proceeding if the CRC stored in or calculated by the DS18B20 does not match the value generated by the bus master.

The 1-Wire CRC can be generated using a polynomial generator consisting of a shift register and XOR gates as shown in Figure 6. Additional information about the Dallas 1-Wire Cyclic Redundancy Check is available in Application Note 27 entitled "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products."

The shift register bits are initialized to 0. Then starting with the least significant bit of the family code, 1 bit at a time is shifted in. After the 8th bit of the family code has been entered, then the serial number is entered. After the 48th bit of the serial number has been entered, the shift register contains the CRC value. Shifting in the 8 bits of CRC should return the shift register to all 0s.

64-BIT LASERED ROM Figure 4

ROM FUNCTIONS FLOW CHART Figure 5

1-WIRE CRC CODE Figure 6

MEMORY

The DS18B20's memory is organized as shown in Figure 8. The memory consists of a scratchpad RAM and a nonvolatile, electrically erasable (E^2) RAM, which stores the high and low temperature triggers TH and TL, and the configuration register. The scratchpad helps insure data integrity when communicating over the 1-Wire bus. Data is first written to the scratchpad using the Write Scratchpad [4Eh] command. It can then be verified by using the Read Scratchpad [BEh] command. After the data has been verified, a Copy Scratchpad [48h] command will transfer the data to the nonvolatile (E^2) RAM. This process insures data integrity when modifying memory. The DS18B20 EEPROM is rated for a minimum of 50,000 writes and 10 years data retention at $T = +55^{\circ}C$.

The scratchpad is organized as eight bytes of memory. The first 2 bytes contain the LSB and the MSB of the measured temperature information, respectively. The third and fourth bytes are volatile copies of TH and TL and are refreshed with every power-on reset. The fifth byte is a volatile copy of the configuration register and is refreshed with every power-on reset. The configuration register will be explained in more detail later in this section of the datasheet. The sixth, seventh, and eighth bytes are used for internal computations, and thus will not read out any predictable pattern.

It is imperative that one writes TH, TL, and config in succession; i.e. a write is not valid if one writes only to TH and TL, for example, and then issues a reset. If any of these bytes must be written, all three must be written before a reset is issued.

There is a ninth byte which may be read with a Read Scratchpad [BEh] command. This byte contains a cyclic redundancy check (CRC) byte which is the CRC over all of the eight previous bytes. This CRC is implemented in the fashion described in the section titled "CRC Generation".

Configuration Register

The fifth byte of the scratchpad memory is the configuration register.

It contains information which will be used by the device to determine the resolution of the temperature to digital conversion. The bits are organized as shown in Figure 7.

DS18B20 CONFIGURATION REGISTER Figure 7

Bits 0-4 are don't cares on a write but will always read out "1". Bit 7 is a don't care on a write but will always read out "0".

R0, R1: Thermometer resolution bits. Table 3 below defines the resolution of the digital thermometer, based on the settings of these 2 bits. There is a direct tradeoff between resolution and conversion time, as depicted in the AC Electrical Characteristics. The factory default of these EEPROM bits is R0=1 and R1=1 (12-bit conversions).

Thermometer Resolution Configuration Table 3

DS18B20 MEMORY MAP Figure 8

 E^2 RAM

1-WIRE BUS SYSTEM

The 1-Wire bus is a system which has a single bus master and one or more slaves. The DS18B20 behaves as a slave. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal types and timing).

HARDWARE CONFIGURATION

The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open drain or 3-state outputs. The 1-Wire port of the DS18B20 (DQ pin) is open drain with an internal circuit equivalent to that shown in Figure 9. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus requires a pullup resistor of approximately 5 k Ω .

HARDWARE CONFIGURATION Figure 9

The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. Infinite recovery time can occur between bits so long as the 1-Wire bus is in the inactive (high) state during the recovery period. If this does not occur and the bus is left low for more than $480 \mu s$, all components on the bus will be reset.

TRANSACTION SEQUENCE

The protocol for accessing the DS18B20 via the 1-Wire port is as follows:

Initialization

ROM Function Command

Memory Function Command

Transaction/Data

INITIALIZATION

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s).

The presence pulse lets the bus master know that the DS18B20 is on the bus and is ready to operate. For more details, see the "1-Wire Signaling" section.

ROM FUNCTION COMMANDS

Once the bus master has detected a presence, it can issue one of the five ROM function commands. All ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure 5):

Read ROM [33h]

This command allows the bus master to read the DS18B20's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single DS18B20 on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired AND result).

Match ROM [55h]

The match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a specific DS18B20 on a multidrop bus. Only the DS18B20 that exactly matches the 64-bit ROM sequence will respond to the following memory function command. All slaves that do not match the 64-bit ROM sequence will wait for a reset pulse. This command can be used with a single or multiple devices on the bus.

Skip ROM [CCh]

This command can save time in a single drop bus system by allowing the bus master to access the memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus and a Read command is issued following the Skip ROM command, data collision will occur on the bus as multiple slaves transmit simultaneously (open drain pulldowns will produce a wired AND result).

Search ROM [F0h]

When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64-bit ROM codes of all slave devices on the bus.

Alarm Search [ECh]

The flowchart of this command is identical to the Search ROM command. However, the DS18B20 will respond to this command only if an alarm condition has been encountered at the last temperature measurement. An alarm condition is defined as a temperature higher than TH or lower than TL. The alarm condition remains set as long as the DS18B20 is powered up, or until another temperature measurement reveals a non-alarming value. For alarming, the trigger values stored in EEPROM are taken into account. If an alarm condition exists and the TH or TL settings are changed, another temperature conversion should be done to validate any alarm conditions.

Example of a ROM Search

The ROM search process is the repetition of a simple three-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple, three-step routine on each bit of the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The remaining number of devices and their ROM codes may be identified by additional passes.

The following example of the ROM search process assumes four different devices are connected to the same 1-Wire bus. The ROM data of the four devices is as shown:

The search process is as follows:

- 1. The bus master begins the initialization sequence by issuing a reset pulse. The slave devices respond by issuing simultaneous presence pulses.
- 2. The bus master will then issue the Search ROM command on the 1-Wire bus.
- 3. The bus master reads a bit from the 1-Wire bus. Each device will respond by placing the value of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 0 onto the 1-Wire bus, i.e., pull it low. ROM2 and ROM3 will place a 1 onto the 1-Wire bus by allowing the line to stay high. The result is the logical AND of all devices on the line, therefore the bus master sees a 0. The bus master reads another bit. Since the Search ROM data command is being executed, all of the devices on the 1-Wire bus respond to this second read by placing the complement of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 1 onto the 1-Wire, allowing the line to stay high. ROM2 and ROM3 will place a 0 onto the 1-Wire, thus it will be pulled low. The bus master again observes a 0 for the complement of the first ROM data bit. The bus master has determined that there are some devices on the 1-Wire bus that have a 0 in the first position and others that have a 1.

The data obtained from the two reads of the three-step routine have the following interpretations:

- 00 There are still devices attached which have conflicting bits in this position.
- 01 All devices still coupled have a 0-bit in this bit position.
- 10 All devices still coupled have a 1-bit in this bit position.
- 11 There are no devices attached to the 1-Wire bus.
- 4. The bus master writes a 0. This deselects ROM2 and ROM3 for the remainder of this search pass, leaving only ROM1 and ROM4 connected to the 1-Wire bus.
- 5. The bus master performs two more reads and receives a 0-bit followed by a 1-bit. This indicates that all devices still coupled to the bus have 0s as their second ROM data bit.
- 6. The bus master then writes a 0 to keep both ROM1 and ROM4 coupled.
- 7. The bus master executes two reads and receives two 0-bits. This indicates that both 1-bits and 0-bits exist as the 3rd bit of the ROM data of the attached devices.
- 8. The bus master writes a 0-bit. This deselects ROM1, leaving ROM4 as the only device still connected.
- 9. The bus master reads the remainder of the ROM bits for ROM4 and continues to access the part if desired. This completes the first pass and uniquely identifies one part on the 1-Wire bus.
- 10. The bus master starts a new ROM search sequence by repeating steps 1 through 7.
- 11. The bus master writes a 1-bit. This decouples ROM4, leaving only ROM1 still coupled.
- 12. The bus master reads the remainder of the ROM bits for ROM1 and communicates to the underlying logic if desired. This completes the second ROM search pass, in which another of the ROMs was found.
- 13. The bus master starts a new ROM search by repeating steps 1 through 3.
- 14. The bus master writes a 1-bit. This deselects ROM1 and ROM4 for the remainder of this search pass, leaving only ROM2 and ROM3 coupled to the system.
- 15. The bus master executes two Read time slots and receives two 0s.
- 16. The bus master writes a 0-bit. This decouples ROM3 leaving only ROM2.
- 17. The bus master reads the remainder of the ROM bits for ROM2 and communicates to the underlying logic if desired. This completes the third ROM search pass, in which another of the ROMs was found.
- 18. The bus master starts a new ROM search by repeating steps 13 through 15.
- 19. The bus master writes a 1-bit. This decouples ROM2, leaving only ROM3.
- 20. The bus master reads the remainder of the ROM bits for ROM3 and communicates to the underlying logic if desired. This completes the fourth ROM search pass, in which another of the ROMs was found.

NOTE:

The bus master learns the unique ID number (ROM data pattern) of one 1-Wire device on each ROM Search operation. The time required to derive the part's unique ROM code is:

 $960 \text{ }\mu\text{s} + (8 + 3 \text{ x } 64) \text{ } 61 \text{ }\mu\text{s} = 13.16 \text{ ms}$

The bus master is therefore capable of identifying 75 different 1-Wire devices per second.

I/O SIGNALING

The DS18B20 requires strict protocols to insure data integrity. The protocol consists of several types of signaling on one line: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. All of these signals, with the exception of the presence pulse, are initiated by the bus master.

DS18B20

The initialization sequence required to begin any communication with the DS18B20 is shown in Figure 11. A reset pulse followed by a presence pulse indicates the DS18B20 is ready to send or receive data given the correct ROM command and memory function command.

The bus master transmits (TX) a reset pulse (a low signal for a minimum of 480 μ s). The bus master then releases the line and goes into a receive mode (RX). The 1-Wire bus is pulled to a high state via the 5k pullup resistor. After detecting the rising edge on the DQ pin, the DS18B20 waits 15-60 us and then transmits the presence pulse (a low signal for $60-240 \text{ }\mu\text{s}$).

MEMORY COMMAND FUNCTIONS

The following command protocols are summarized in Table 4, and by the flowchart of Figure 10.

Write Scratchpad [4Eh]

This command writes to the scratchpad of the DS18B20, starting at the TH register. The next 3 bytes written will be saved in scratchpad memory at address locations 2 through 4. All 3 bytes must be written before a reset is issued.

Read Scratchpad [BEh]

This command reads the contents of the scratchpad. Reading will commence at byte 0 and will continue through the scratchpad until the ninth (byte 8, CRC) byte is read. If not all locations are to be read, the master may issue a reset to terminate reading at any time.

Copy Scratchpad [48h]

This command copies the scratchpad into the E^2 memory of the DS18B20, storing the temperature trigger bytes in nonvolatile memory. If the bus master issues read time slots following this command, the DS18B20 will output 0 on the bus as long as it is busy copying the scratchpad to E^2 ; it will return a 1 when the copy process is complete. If parasite-powered, the bus master has to enable a strong pullup for at least 10 ms immediately after issuing this command. The DS18B20 EEPROM is rated for a minimum of 50,000 writes and 10 years data retention at T=+55°C.

Convert T [44h]

This command begins a temperature conversion. No further data is required. The temperature conversion will be performed and then the DS18B20 will remain idle. If the bus master issues read time slots following this command, the DS18B20 will output 0 on the bus as long as it is busy making a temperature conversion; it will return a 1 when the temperature conversion is complete. If parasitepowered, the bus master has to enable a strong pullup for a period greater than t_{conv} immediately after issuing this command.

Recall E2 [B8h]

This command recalls the temperature trigger values and configuration register stored in E^2 to the scratchpad. This recall operation happens automatically upon power-up to the DS18B20 as well, so valid data is available in the scratchpad as soon as the device has power applied. With every read data time slot issued after this command has been sent, the device will output its temperature converter busy flag: 0=busy, 1=ready.

Read Power Supply [B4h]

With every read data time slot issued after this command has been sent to the DS18B20, the device will signal its power mode: 0=parasite power, 1=external power supply provided.

MEMORY FUNCTIONS FLOW CHART Figure 10

j.

MEMORY FUNCTIONS FLOW CHART Figure 10 (cont'd)

MEMORY FUNCTIONS FLOW CHART Figure 10 (cont'd)

INITIALIZATION PROCEDURE "RESET AND PRESENCE PULSES" Figure 11

DS18B20 COMMAND SET Table 4

NOTES:

- 1. Temperature conversion takes up to 750 ms. After receiving the Convert T protocol, if the part does not receive power from the V_{DD} pin, the DQ line for the DS18B20 must be held high for at least a period greater than t_{conv} to provide power during the conversion process. As such, no other activity may take place on the 1-Wire bus for at least this period after a Convert T command has been issued.
- 2. After receiving the Copy Scratchpad protocol, if the part does not receive power from the V_{DD} pin, the DQ line for the DS18B20 must be held high for at least 10 ms to provide power during the copy process. As such, no other activity may take place on the 1-Wire bus for at least this period after a Copy Scratchpad command has been issued.
- 3. All 3 bytes must be written before a reset is issued.

READ/WRITE TIME SLOTS

DS18B20 data is read and written through the use of time slots to manipulate bits and a command word to specify the transaction.

Write Time Slots

A write time slot is initiated when the host pulls the data line from a high logic level to a low logic level. There are two types of write time slots: Write 1 time slots and Write 0 time slots. All write time slots must be a minimum of 60 μ s in duration with a minimum of a 1- μ s recovery time between individual write cycles.

The DS18B20 samples the DQ line in a window of 15 μ s to 60 μ s after the DQ line falls. If the line is high, a Write 1 occurs. If the line is low, a Write 0 occurs (see Figure 12).

For the host to generate a Write 1 time slot, the data line must be pulled to a logic low level and then released, allowing the data line to pull up to a high level within 15 µs after the start of the write time slot.

For the host to generate a Write 0 time slot, the data line must be pulled to a logic low level and remain low for 60 us.

Read Time Slots

The host generates read time slots when data is to be read from the DS18B20. A read time slot is initiated when the host pulls the data line from a logic high level to logic low level. The data line must remain at a low logic level for a minimum of 1 μ s; output data from the DS18B20 is valid for 15 μ s after the falling edge of the read time slot. The host therefore must stop driving the DQ pin low in order to read its state 15 us from the start of the read slot (see Figure 12). By the end of the read time slot, the DQ pin will pull back high via the external pullup resistor. All read time slots must be a minimum of 60 μ s in duration with a minimum of a 1-us recovery time between individual read slots.

Figure 12 shows that the sum of T_{INIT} , T_{RC} , and T_{SAMPLE} must be less than 15 µs. Figure 14 shows that system timing margin is maximized by keeping T_{NIT} and T_{RC} as small as possible and by locating the master sample time towards the end of the 15-us period.

READ/WRITE TIMING DIAGRAM Figure 12

DETAILED MASTER READ 1 TIMING Figure 13

RECOMMENDED MASTER READ 1 TIMING Figure 14

Related Application Notes

The following Application Notes can be applied to the DS18B20. These notes can be obtained from the Dallas Semiconductor "Application Note Book," via our website at [http://www.dalsemi.com/.](http://www.dalsemi.com/)

Application Note 27: "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Product"

Application Note 55: "Extending the Contact Range of Touch Memories"

Application Note 74: "Reading and Writing Touch Memories via Serial Interfaces"

Application Note 104: "Minimalist Temperature Control Demo"

Application Note 106: "Complex MicroLANs"

Application Note 108: "MicroLAN - In the Long Run"

Sample 1-Wire subroutines that can be used in conjunction with AN74 can be downloaded from the website or our Anonymous FTP Site.

MEMORY FUNCTION EXAMPLE Table 5

Example: Bus Master initiates temperature conversion, then reads temperature (parasite power assumed).

MEMORY FUNCTION EXAMPLE Table 6

Example: Bus Master writes memory (parasite power and only one DS18B20 assumed).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground -0.5V to +6.0V Operating Temperature $-55^{\circ}C$ to $+125^{\circ}C$ Storage Temperature -55° C to $+125^{\circ}$ C Soldering Temperature See J-STD-020A specification

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

AC ELECTRICAL CHARACTERISTICS: NV MEMORY

DS18B20

NOTES:

- 1. All voltages are referenced to ground.
- 2. Logic one voltages are specified at a source current of 1 mA.
- 3. Logic zero voltages are specified at a sink current of 4 mA.
- 4. Active current refers to either temperature conversion or writing to the E^2 memory. Writing to E^2 memory consumes approximately 200 μ A for up to 10 ms.
- 5. Input load is to ground.
- 6. Standby current specified up to 70°C. Standby current typically is 3 μ A at 125°C.
- 7. To always guarantee a presence pulse under low voltage parasite power conditions, $V_{I\text{LMAX}}$ may have to be reduced to as much as 0.5V.
- 8. To minimize I_{DDS} , DQ should be: GND \leq DQ \leq GND +0.3V or V_{DD} –0.3V \leq DQ \leq V_{DD}.
- 9. Under parasite power, the max t_{RSTL} before a power on reset occurs is 960 μ S.

1-WIRE WRITE ONE TIME SLOT

TYPICAL PERFORMANCE CURVE

DS18B20 Typical Error Curve

Reference Temp (C)

Lampiran 10 : Tabel t

Pг df	0.25	0.10 0.20	0.05 0.10	0.025 0.050	0.01 0.02	0.005 0.010	0.001 0.002
	0.50						
1	1.00000	3.07768	6.31375	12.70620	31.82052	63.65674	318.30884
$\overline{\mathbf{2}}$	0.81650	1.88562	2,91999	4.30265	6.96456	9.92484	22.32712
3	0.76489	1.63774	2.35336	3.18245	4,54070	5,84091	10.21453
4	0.74070	1.53321	2.13185	2.77645	3.74695	4,60409	7.17318
5	0.72669	1,47588	2.01505	2.57058	3.36493	4.03214	5,89343
6	0.71756	1,43976	1,94318	2.44691	3.14267	3.70743	5.20763
7	0.71114	1,41492	1,89458	2.36462	2.99795	3.49948	4.78529
8	0.70639	1.39682	1.85955	2,30600	2.89646	3.35539	4.50079
9	0.70272	1.38303	1.83311	2.26216	282144	3.24984	4.29681
10	0.69981	1,37218	1.81246	2.22814	2.76377	3.16927	4.14370
11	0.69745	1,36343	1,79588	2.20099	2.71808	3.10581	4.02470
12	0.69548	1.35622	1,78229	2.17881	2.68100	3.05454	3.92963
13	0.69383	1.35017	1,77093	2.16037	2.65031	3.01228	3.85198
14	0.69242	1.34503	1.76131	2.14479	2.62449	2.97684	3.78739
15	0.69120	1,34061	1.75305	2.13145	2 60248	2,94671	3.73283
16	0.69013	1,33676	1.74588	2.11991	258349	292078	3.68615
17	0.68920	1.33338	1.73961	2.10982	2.56693	2.89823	3.64577
18	0.68836	1,33039	1.73406	2.10092	2.55238	2.87844	3.61048
19	0.68762	1.32773	1.72913	2.09302	2.53948	2.86093	3.57940
20	0.68695	1.32534	1.72472	2.08596	2.52798	2.84534	3,55181
21	0.68635	1.32319	1.72074	2.07961	2.51765	2.83136	3.52715
22	0.68581	1.32124	1.71714	2.07387	2.50832	2.81876	3.50499
23	0.68531	1.31946	1.71387	2.06866	2,49987	2.80734	3.48496
24	0.68485	1,31784	1.71088	2.06390	2,49216	2.79694	3.46678
25	0.68443	1.31635	1.70814	2.05954	2,48511	2.78744	3.45019
26	0.68404	1.31497	1.70562	2.05553	2.47863	2.77871	3.43500
27	0.68368	1,31370	1.70329	2.05183	2.47266	2.77068	3.42103
28	0.68335	1.31253	1.70113	2.04841	2.46714	2.76326	3.40816
29	0.68304	1.31143	1.69913	2.04523	2.46202	2.75639	3.39624
30	0.68276	1.31042	1.69726	2.04227	2.45726	2.75000	3.38518
31	0.68249	1.30946	1.69552	2.03951	2,45282	2.74404	3.37490
32	0.68223	1.30857	1.69389	2.03693	2.44868	2.73848	3.36531
33	0.68200	1.30774	1.69236	2.03452	2.44479	2.73328	3.35634
34	0.68177	1.30695	1.69092	2.03224	2.44115	2.72839	3.34793
35	0.68156	1.30621	1.68957	2.03011	2.43772	2.72381	3.34005
36	0.68137	1.30551	1.68830	2.02809	2.43449	2.71948	3.33262
37	0.68118	1.30485	1.68709	2.02619	2.43145	2.71541	3.32563
38	0.68100	1.30423	1.68595	2.02439	2.42857	2.71156	3.31903
39	0.68083	1.30364	1.68488	2.02269	2.42584	2.70791	3.31279
40	0.68067	1.30308	1.68385	2.02108	2.42326	2.70446	3.30688

KEMENTERIAN PENDIDIKAN DAN KEBUDAYAAN UNIVERSITAS NEGERI SEMARANG **FAKULTAS TEKNIK**

Gedung E6 It 2, Kampus Sekaran, Gunungpati, Semarang 50229
Telepon: 8508104 Laman: www.te.unnes.ac.id. surel:

No. Lamp. Hal

 $:4955/013715/07/2019$

: Surat Tugas Panitia Ujian Sarjana

: Drs. Suryono, M.T.

Dengan ini kami tetapkan bahwa ujian Sarjana Fakultas Teknik UNNES untuk jurusan Teknik Elektro adalah sebagai berikut:

- I. Susunan Panitia Ujian:
	- a. Ketua
	- b. Sekretaris
	- c. Pembimbing Utama
	- d. Penguji

II. Calon yang diuji: Nama NIM/Jurusan/Program Studi

Judul Skripsi

II. Waktu dan Tempat Ujian: Hari/Tanggal Jam Tempat Pakaian

: Drs. Agus Suryanto, M.T. : Drs. Slamet Seno Adi, M.Pd., M.T : 1. Drs. Rafael Sri Wiyardi, M.T. : 2. Drs Yohanes Primadiyono, M.T

: ANITA DWI SEPTIANI : 5301411077/Teknik Elektro /Pendidikan Teknik Elektro, S1 : Alat Pemantau Keadaan Pasien Koma

: Selasa / 23 Juni 2015 $:08:00:00$: E6 377

> NOTOWAAN O 221.205 Semarang, á Muffammad Harlanu, M.Pd. P196602151991021001

Tembusan 1. Ketua Jurusan Teknik Elektro 2. Calon yang diuji

BEZZIERINEN 5301411077

Tembusan
1. Pembantu Dekan Bidang Akademik
2. Ketua Jurusan
3. Petinggal

 $\dot{\textbf{z}}$

╱

i,

×

Browning Committee

ADITETAPKAN DI : SEMARANG PADA TANGGAL: 5 Desember 2014 DEKANS

 \mathcal{O} ╱ 4 KULTAS CEMPERIDEN Harlanu, M.Pd.