Features

- High Performance, Low Power AVR[®] 8-Bit Microcontroller
 - Advanced RISC Architecture
 - 131 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20 MIPS Throughput at 20 MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments

 4/8/16/32K Bytes of In-System Self-Programmable Flash
 - 4/8/16/32K Bytes of In-System Self-Programmable Flash progam memory (ATmega48PA/88PA/168PA/328P)
 - 256/512/512/1K Bytes EEPROM (ATmega48PA/88PA/168PA/328P)
 - 512/1K/1K/2K Bytes Internal SRAM (ATmega48PA/88PA/168PA/328P)
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Six PWM Channels
 - 8-channel 10-bit ADC in TQFP and QFN/MLF package Temperature Measurement
 - 6-channel 10-bit ADC in PDIP Package Temperature Measurement
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface (Philips I²C compatible)
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-pin PDIP, 32-lead TQFP, 28-pad QFN/MLF and 32-pad QFN/MLF
- Operating Voltage:
- 1.8 5.5V for ATmega48PA/88PA/168PA/328P
- Temperature Range:
- -40°C to 85°C
- Speed Grade:
 - 0 20 MHz @ 1.8 5.5V
- Low Power Consumption at 1 MHz, 1.8V, 25°C for ATmega48PA/88PA/168PA/328P:
 - Active Mode: 0.2 mA
 - Power-down Mode: 0.1 µA
 - Power-save Mode: 0.75 µA (Including 32 kHz RTC)



8-bit AVR® Microcontroller with 4/8/16/32K Bytes In-System Programmable Flash

ATmega48PA ATmega88PA ATmega168PA ATmega328P

Summary

Rev. 8161DS-AVR-10/09



1. Pin Configurations

Figure 1-1. Pinout ATmega48PA/88PA/168PA/328P





1.1 Pin Descriptions

1.1.1 VCC

Digital supply voltage.

1.1.2 GND

Ground.

1.1.3 Port B (PB7:0) XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 76 and "System Clock and Clock Options" on page 26.

1.1.4 Port C (PC5:0)

Port C is a 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The PC5..0 output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

1.1.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 28-3 on page 308. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in "Alternate Functions of Port C" on page 79.

1.1.6 Port D (PD7:0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.



The various special features of Port D are elaborated in "Alternate Functions of Port D" on page 82.

1.1.7 AV_{cc}

 AV_{CC} is the supply voltage pin for the A/D Converter, PC3:0, and ADC7:6. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that PC6..4 use digital supply voltage, V_{CC} .

1.1.8 AREF

AREF is the analog reference pin for the A/D Converter.

1.1.9 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.



2. Overview

The ATmega48PA/88PA/168PA/328P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega48PA/88PA/168PA/328P achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle.



The resulting



architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega48PA/88PA/168PA/328P provides the following features: 4/8/16/32K bytes of In-System Programmable Flash with Read-W hile-W rite capabilities, 256/512/512/1K bytes EEPROM, 512/1K/1K/2K bytes SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte-oriented 2-wire Serial Interface, an SPI serial port, a 6-channel 10-bit ADC (8 channels in TQFP and QFN/MLF packages), a programmable Watchdog Timer with internal Oscillator, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, USART, 2-wire Serial Interface, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega48PA/88PA/168PA/328P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega48PA/88PA/168PA/328P AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

2.2 Comparison Between ATmega48PA, ATmega88PA, ATmega168PA and ATmega328P

The ATmega48PA, ATmega88PA, ATmega168PA and ATmega328P differ only in memory sizes, boot loader support, and interrupt vector sizes. Table 2-1 summarizes the different memory and interrupt vector sizes for the three devices.

Device	Flash	EEPROM	RAM	Interrupt Vector Size					
ATmega48PA	4K Bytes	256 Bytes	512 Bytes	1 instruction word/vector					
ATmega88PA	8K Bytes	512 Bytes	1K Bytes	1 instruction word/vector					
ATmega168PA	16K Bytes	512 Bytes	1K Bytes	2 instruction words/vector					
ATmega328P	32K Bytes	1K Bytes	2K Bytes	2 instruction words/vector					

Table 2-1.	Memory Size	Summarv
------------	-------------	---------

ATmega88PA, ATmega168PA and ATmega328P support a real Read-W hile-Write Self-Programming mechanism. There is a separate Boot Loader Section, and the SPM instruction can only execute from there. In ATmega48PA, there is no Read-W hile-Write support and no separate Boot Loader Section. The SPM instruction can execute from the entire Flash.



3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.



5. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xFF)	Reserved	-	_	_	_	_	_	_	_	
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	-	-	-	-	-	-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	_	-	-	-	-	_	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	_	_	_	_	_	_	_	_	
(0xF5)	Reserved						_	_		
(0xF4)	Reserved	_	_	_	_	_	_	_	_	
(0xF3)	Reserved	_	_	-	_	_	_	_	-	
(0xF2)	Reserved	_	_	-	_	_	_	_	-	
(0xF1)	Reserved	_	_	-	_	_	_	_	-	
(0xF0)	Reserved	_	_	_	_	_	_	_	_	
(0xEF)	Reserved	-	-	-	-	_	-	-	-	
(0xEE)	Reserved	-	-	-	-	_	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-	-	-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-	-	-	-	-	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved	-	-	_	-	-	-	-	-	
(0xE4)	Reserved	-	-	-	-	-	-	-	-	
(0xE3)	Reserved	-	-	-	-	-	-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-	-	-	-	-	
(0xE0)	Reserved	-	-	-	-	-	-	-	-	
(0xDF)	Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDD)	Reserved	-	-	_	-	-	-	-	_	
(0xDC)	Reserved	-	-	_	-	-	-	-	-	
(0xDB)	Reserved	-	-	-	-	-	-	-	-	
(0xDA)	Reserved		_		_	_	_	_		
(0xD9) (0xD8)	Reserved		_		_	_	_	_		
(0xD7)	Reserved		_	_	_	_	_	_	_	
(0xD6)	Reserved	_	_	_	_	_	_	_	_	
(0xD5)	Reserved	_	_	_	_	_	_	_	_	
(0xD4)	Reserved	_	_	_	_	_	_	_	-	
(0xD3)	Reserved	_	_	_	_	_	_	_	_	
(0xD2)	Reserved	-	-	-	-	-	-	-	-	
(0xD1)	Reserved	-	-	-	-	-	-	-	-	
(0xD0)	Reserved	_	_	_	_	_	_	_	_	
(0xCF)	Reserved	_	_	_	_	_	_	_	_	
(0xCE)	Reserved	-	-	-	-	-	-	-	-	
(0xCD)	Reserved	-	-	-	-	-	-	-	-	
(0xCC)	Reserved	-	-	-	-	-	-	-	-	
(0xCB)	Reserved	-	-	-	-	-	-	-	-	
(0xCA)	Reserved	-	-	-	-	-	-	-	-	
(0xC9)	Reserved	-	-	-	-	-	-	-	-	
(0xC8)	Reserved	-	-	-	-	-	-	-	-	
(0xC7)	Reserved	-	-	-	-	-	-	-	-	
(0xC6)	UDR0				USART I/O	Data Register				189
(0xC5)	UBRR0H						USART Baud R	ate Register High		193
(0xC4)	UBRR0L				USART Baud R	ate Register Low				193
(0xC3)	Reserved	-	-	-	-	-	-	-	-	
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01 /UDORD0	UCSZ00 / UCPHA0	UCPOL0	191/206



Addross	Namo	Dit 7	Dit 6	Dit 5		Dit 2	Dit 2	Dit 1	Dit 0	Page
Audress	Indille		ыго	ыгэ	DIL 4	ыг э		DIU	BILU	гауе
(0xC1)	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	190
(0xC0)	UCSR0A	RXC0	TXC0	UDRE0	FE0	DOR0	UPE0	U2X0	MPCM0	189
(0xBF)	Reserved	-	_	_	_	_	_	_	_	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	239
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	236
(0xBB)	TWDR			-	2-wire Serial Inter	face Data Registe	er en			238
(0xBD)	TWDR	TMAG		T\A/A 4			T)A/A 4	714/40	TWOOF	200
(0xBA)	TWAN	TWAO	TWAS	TWA4	TWAS	TWAZ	IWAI	TWAU	TWOCE	239
(UXB9)	TWSR	10037	10030	10035	10034	10033	-	100931	TWP30	230
(0xB8)	IWBR				2-wire Serial Interfa	ce Bit Rate Regis	ster			236
(0xB7)	Reserved	-		-	-	-	-	-	-	
(0xB6)	ASSR	-	EXCLK	AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	158
(0xB5)	Reserved	-	-	-	-	-	-	-	-	
(0xB4)	OCR2B			Tir	mer/Counter2 Outpu	It Compare Regist	ter B			156
(0xB3)	OCR2A			Ti	mer/Counter2 Outpu	ut Compare Regis	ter A			156
(0xB2)	TCNT2				Timer/Cou	nter2 (8-bit)				156
(0xB1)	TCCR2B	FOC2A	FOC2B	_	_	WGM22	CS22	CS21	CS20	155
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	152
(0xAE)	Recorved	00112/11	00112/10	COMEDI	COMIZED			WOWEI	WGINZO	102
(0, 45)	Reserved	_	_	-	_	_	_	_	_	
(UXAE)	Reserved	_	_	-	_	-	-	-	-	
(0xAD)	Reserved	-	-	-	-	-	-	-	-	
(0xAC)	Reserved	-	-	-	-	-	-	-	-	
(0xAB)	Reserved	-	-	-	-	-	-	-	-	
(0xAA)	Reserved	-	-	-	-	-	-	-	-	
(0xA9)	Reserved	-	-	-	-	-	-	-	-	
(0xA8)	Reserved	_	-	_	_	_	_	_	_	
(0xA7)	Reserved	_	_	_	_	_	_	_	_	
(0x46)	Reserved					_	_		_	
(0xA0)	Reserved					_			_	
(0xA5)	Reserved	_			_	_	_	_	_	
(0xA4)	Reserved	-	-	-	-	-	-	-	-	
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	Reserved	-	-	-	-	-	-	-	-	
(0xA1)	Reserved	-	-	-	-	-	-	-	-	
(0xA0)	Reserved	-	-	-	-	-	-	-	-	
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E)	Reserved	-	-	_	-	-	-	-	-	
(0x9D)	Reserved	-	-	_	_	-	-	-	_	
(0x9C)	Reserved	_	_	_	_	_	_	_	_	
(0x0P)	Recorved									
(0x9B)	Reserved	-	-	_	_	-	-	-	-	
(0x9A)	Reserved		_	_		_	_	_		
(0x99)	Reserved	-	-	-	-	-	-	-	-	
(0x98)	Reserved	-	-	-	-	-	-	-	-	
(0x97)	Reserved	-	-	-	-	-	-	-	-	
(0x96)	Reserved	-	-	-	-	-	-	-	-	
(0x95)	Reserved	-	-	-	-	-	-	-	-	
(0x94)	Reserved	-	-	-	-	-	-	-	-	
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	Reserved	-	_	_	_	-	-	-	-	
(0x91)	Reserved	-	-	_	_	-	-	-	-	
(0x90)	Reserved	_	_	_	_	_	_	_	_	
(0x8F)	Reserved	_	_	_	_	_	_	_	_	
(0x8E)	Reserved					_			_	
(UX6E)	Reserved	_				_	_	_	_	
(0x8D)	Reserved	-	-	-	-	-	-	-	-	
(0x8C)	Reserved	-	-	-	-	-	-	-	-	
(0x8B)	OCR1BH			Timer/Co	unter1 - Output Cor	npare Register B	High Byte			132
(0x8A)	OCR1BL			Timer/Co	unter1 - Output Cor	mpare Register B	Low Byte			132
(0x89)	OCR1AH			Timer/Co	unter1 - Output Cor	npare Register A	High Byte			132
(0x88)	OCR1AL	Timer/Counter1 - Output Compare Register A Low Byte						132		
(0x87)	ICR1H	Timer/Counter1 - Input Capture Register High Byte						133		
(0x86)	ICR1L	Time/Counter1 - Input Capitor Fight Dyte						133		
(0x85)	TCNT1H		Timercounter - mput Capital Kits Data						132	
(0x03)	TONTAL			T:-	or/Counter1 - Cour	nor Register Law	Puto			132
(UX84)				lin	iei/Counter1 - Cou	nter Register Low	Буте			132
(0x83)	Reserved	-	-	_	-	-	-	-	-	
(0x82)	ICCR1C	FOC1A	FOC1B	-	-	-	-	-	-	131
(0x81)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	130
(0x80)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	128



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7F)	DIDR1	-	-	-	-	-	-	AIN1D	AIN0D	244
(0x7E)	DIDR0	-	-	ADC5D	ADC4D	ADC3D	ADC2D	ADC1D	ADC0D	261
(0x7D)	Reserved	_	_	-	_	_	_	_	_	
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	257
(0x7B)	ADCSRB	-	ACME	-	-	-	ADTS2	ADTS1	ADTS0	260
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	258
(0x79)	ADCH				ADC Data Reg	gister High byte				260
(0x78)	ADCL				ADC Data Reg	ister Low byte				260
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	Reserved	-	-	_	-		_	_	_	
(0x74)	Reserved	-	-	_	-			_	-	
(0x73) (0x72)	Reserved	_	_		_				_	
(0x72)	Reserved	_	_							
(0x70)	TIMSK2	_	_	_	_	_	OCIE2B	OCIE2A	TOIE2	157
(0x6F)	TIMSK1	_	_	ICIE1	_	_	OCIE1B	OCIE1A	TOIE1	133
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	105
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	68
(0x6C)	PCMSK1	-	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	68
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	68
(0x6A)	Reserved	-	-	-	-	-	-	-	-	
(0x69)	EICRA	-	-	-	-	ISC11	ISC10	ISC01	ISC00	65
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL				Oscillator Calib	ration Register				37
(0x65)	Reserved	_	-	-	-	_	-	_	_	
(0x64)	PRR	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	42
(0x63)	Reserved	-	-	-	-	_	-	-	-	
(0x62)	Reserved		-	-	-	-	-	-	-	27
(UX61)			-	-		CLKP53	CLKPS2	CLKPS1	CLKPSU	54
(0x60)	WDICSK	VVDIF	WDIE T	WDP3	WDCE	WDE	VVDP2		VVDP0	54
0x3F (0x5F)	SREG			<u>н</u>	-		(SP10) ^{5.}	Z SP9	SP8	<u> </u>
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
0x3C (0x5C)	Reserved	_	_	-	-	-	_	-	_	
0x3B (0x5B)	Reserved	_	_	_	_	_	_	_	_	
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	_	_	_	_	_	_	-	_	
0x38 (0x58)	Reserved	_	_	_	-	_	_	-	_	
0x37 (0x57)	SPMCSR	SPMIE	(RWWSB) ^{5.}	-	(RWWSRE) ^{5.}	BLBSET	PGWRT	PGERS	SELFPRGEN	284
0x36 (0x56)	Reserved	-	-	-	-	-	-	-	-	
0x35 (0x55)	MCUCR	-	BODS	BODSE	PUD	-	-	IVSEL	IVCE	44/62/86
0x34 (0x54)	MCUSR	-	-	-	-	WDRF	BORF	EXTRF	PORF	54
0x33 (0x53)	SMCR	-	-	-	-	SM2	SM1	SM0	SE	40
0x32 (0x52)	Reserved	-	-	-	-	-	-	-	-	
0x31 (0x51)	Reserved	-	-	-	-	-	-	-	-	0.40
0x30 (0x50)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACISO	242
0x2F (0x4F)	Reserved	-	-	-	SPI Dat	– Pogistor	-	-	-	160
0x2E (0x4E)	SPSR	SPIE	WCOL	_	- SFI Dat		_	_	SPI2X	168
0x2C (0x4C)	SPCR	SPIE	SPE		MSTR	CPOI	CPH4	SPR1	SPRO	167
0x2B (0x4B)	GPIOR2	0.1.2	0. 2	DOND	General Purpos	e I/O Register 2	011#1	0.111	0.110	25
0x2A (0x4A)	GPIOR1				General Purpos	e I/O Register 1				25
0x29 (0x49)	Reserved	_	-	-	-	-	_	-	-	
0x28 (0x48)	OCR0B			т	imer/Counter0 Outpu	ut Compare Regis	ter B			
0x27 (0x47)	OCR0A			Т	imer/Counter0 Outpu	ut Compare Regis	ter A			
0x26 (0x46)	TCNT0	Timer/Counter0 (8-bit)								
0x25 (0x45)	TCCR0B	FOC0A	FOC0B	-	-	WGM02	CS02	CS01	CS00	
0x24 (0x44)	TCCR0A	COM0A1	COM0A0	COM0B1	COM0B0	-	-	WGM01	WGM00	
0x23 (0x43)	GTCCR	TSM	-	-	-	-	-	PSRASY	PSRSYNC	137/159
0x22 (0x42)	EEARH	(EEPROM Address Register High Byte) 5.					21			
0x21 (0x41)	EEARL	EEPROM Address Register Low Byte					21			
0x20 (0x40)	EEDR				EEPROM D	ata Register				21
0x1F (0x3F)	EECR	-	-	EEPM1	EEPM0	EERIE	EEMPE	EEPE	EERE	21
0x1E (0x3E)	GPIOR0				General Purpos	e I/O Register 0				25



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1D (0x3D)	EIMSK	-	-	-	-	-	_	INT1	INT0	66
0x1C (0x3C)	EIFR	-	-	-	-	-	-	INTF1	INTF0	66
0x1B (0x3B)	PCIFR	_	_	_	_	_	PCIF2	PCIF1	PCIF0	
0x1A (0x3A)	Reserved	-	-	-	-	-	-	-	-	
0x19 (0x39)	Reserved	-	-	-	-	-	-	-	-	
0x18 (0x38)	Reserved	-	-	-	-	-	-	-	-	
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	157
0x16 (0x36)	TIFR1	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	134
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	
0x14 (0x34)	Reserved	-	-	-	-	-	-	-	-	
0x13 (0x33)	Reserved	-	-	-	-	-	-	-	-	
0x12 (0x32)	Reserved	-	-	-	-	-	-	-	-	
0x11 (0x31)	Reserved	-	-	-	-	-	-	-	-	
0x10 (0x30)	Reserved	-	-	-	-	-	-	-	-	
0x0F (0x2F)	Reserved	-	-	-	-	-	-	-	-	
0x0E (0x2E)	Reserved	-	-	-	-	-	-	-	-	
0x0D (0x2D)	Reserved	-	-	-	-	-	-	-	-	
0x0C (0x2C)	Reserved	-	-	-	-	-	-	-	-	
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	87
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	87
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	87
0x08 (0x28)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	86
0x07 (0x27)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	86
0x06 (0x26)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	86
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	86
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	86
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	86
0x02 (0x22)	Reserved	-	-	-	-	-	-	-	-	
0x01 (0x21)	Reserved	-	-	-	-	-	-	-	-	
0x0 (0x20)	Reserved	-	-	-	-	-	-	-	-	

Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

- 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATmega48PA/88PA/168PA/328P is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

5. Only valid for ATmega88PA.



6. Instruction Set Summary

ADD Norm Add to Regime Norm C.N.YM 1 ADC Rit R Add to Mogame Rd - Rd + R C 2 C.N.YM 1 ADC Rit R Add to Mogame Rd + Rd + RC 2 C.N.YM 1 ADC Rit R Add to Mogame Rd + Rd + RC 1 C.N.YM 1 BDE Rit R Addato to Mogame Rd + Rd + RC 1 C.N.YM 1 BDE Rit R Addato to Mogame Rd + Rd + RC 1 C.N.YM 1 SDE Rit R Addato to Mogame and Corrup Company Rd + Rd + RC 1 Z.N.YM 1 SDE Rit R Logal AD Rogame and Contrain Rd + Rd + Rd + RC Z.N.YM 1 SDE Rit R Logal AD Rogame and Contrain Rd + Rd + Rd + RC Z.N.YM 1 SDE Rit R Logal AD Rogame and Contrain Rd + Rd + Rd + RC Z.N.YM 1 SDE Rit R Rd Rd Rogame and Contrain Rd + Rd	Mnemonics	Operands	Description	Operation	Flags	#Clocks
ADCN. N. Att is At	ARITHMETIC AND I	OGIC INSTRUCTIONS			_	
ACCRit Mathematia towards and spaceRit - Rat Func QZ.CM.VI1BACMAdvancedation towards and spaceRef - Rat Func QZ.CM.VI1BACRef Func QRef Func AZ.CM.VI1BACRef Func AZ.CM.VI1BACRef Func AZ.CM.VI1BACRef Func AZ.CM.VI1BACRef Func AZ.CM.VI1BACBack CDecomposition RegionRef - Rat Func AZ.CM.VI1BACDecomposition RegionRef - Rat Func AZ.CM.VI1BACDecomposition RegionRef - Rat Func AZ.M.VI1BACDecomposition Region	ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADMRafk of Add transfers wordRafk of Add 2A.C.N.Y.M1BABRafk of Add 2Add 1000000 (Arr Monghane)Raf - Rafk ACA.C.N.Y.M1BABRafk ACSubtrait from RegisterRaf - Rafk AC2.C.N.Y.M1BABRafk ACSubtrait from RegisterRafk AC2.C.N.Y.M1BABRafk ACSubtrait from RegisterRafk AC2.C.N.Y.M1BABRafk ACSubtrait from RegisterRafk AC2.C.N.Y.M1BABRafk ACSubtrait from RegisterRafk AC2.C.N.Y.M1BABSubject AND Register and ConstantRafk AC2.N.Y.M1CRUSubject AND Register AND RegisterRafk AC2.N.Y.M1CRUSubject AND REGISTERRafk AC2.N.Y.M1	ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
SUBRd. K.Solution (or pagener)Rd Rd. Rd.Solution (or pagener)Rd. Rd.Rd. Rd.	ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
ShillRd, KSuttact MC any to RegisterRd, C A.Suttact MC any to RegisterRd, M A.Suttact MC any to Register	SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SSC Ref. R. Subsect with Carry took Regimes Rd Rd Rd C. SUMM 1 SSU Ref. K. Subsect with Carry consent from Nord Kn Rd A - Rot A, C. Z.O.N/H 1 SSW Ref. K. Logical ADD Regime rad Containt Rd - Rot A, K. Z.O.N/H 1 AMD Ref. K. Logical ADD Regime rad Containt Rd - Rot A, K. Z.O.N/H 1 AMD Ref. K. Logical ADD Regime rad Containt Rd - Rot A, K. Z.O.N/H 1 FORM Ref. K. Decide Contagenera Rd - Rot A, Rot A, K. Z.O.N/H 1 FORM Ref. K. Decide Contagenera Rd - Rot A, Rot A, X. Z.O.N/H 1 FORM Rd/K Decide Contagenera Rd - Rot A, Rot A, X. I I RD Rd/K Decide Regime Rd - Rot A, Rot A, X. I I RD Rd/K Decide Regime Rd - Rot A, Rot A, X. I I	SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SRC Ref. K. Sating with Carp Constant from Nag Pd - Pd - K-C Z.C.N.V.S Z.D.N.V.S AND Ref. W1 Capper AND registers Ref. Pd - Table State it minical item Nag Ref. Pd - Table State item State item Nage Ref. Pd - Table State item State item Nage Ref. Pd - Table State State Item State Item Nage Ref. Pd - Table State Item St	SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBM Rd. K Subtract immediate from World Rein Rd. = Rein Rd K. 2C.N.S. 2 AMD Rd. K Lagoal AND Register and Constraint Rd. = Rd. PK Z.N.V 1 AMD Rd. K Lagoal AND Register and Constraint Rd. = Rd. PK Z.N.V 1 CBR Rd. K Lagoal AND Register and Constraint Rd. = Rd.PK Z.N.V 1 CBR Rd. K Lagoal AND Register and Constraint Rd. = Rd.PK Z.N.V 1 CBR Rd. Development Rd. = Rd.PK Z.N.V 1 CBR Rd. Development Rd. = Rd.PK Z.N.V 1 SEG Rd. Development Rd. = Rd.PK Z.N.V 1 DEC Rd. Development Rd. = Rd.Pd. Z.N.V 1 DEC Rd. Development Rd. = Rd.Pd. Z.N.V 1 DEC Rd. Development Rd. = Rd.Pd. Z.N.V 1 DEC Rd. Development Rd.= Rd.Pd. Z.N.V 1	SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
ANDR. R.Laget AND RegistersRel + Rel + R	SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
ANDI R.B. Logoe ANN Register and Constant R.B. C.A.V. 1 ORI R.B. F.M. Logoe OR Register and Constant R.B. F.M V.M. 2.A.V. 1 ORI R.B. K.M. Logoe OR Register and Constant R.B. F.M V.M. 2.A.V. 1 COM R.M. Constant Register and Constant R.B. F.M V.M. 1 COM R.M. Constant Register and Constant R.B. F.M V.M. 1 COM R.M. Constant Register and Constant R.B. F.M R.M. Z.A.V. 1 REG R.M. Constant Register and Constant R.B. F.M R.M. Z.A.V. 1 REG R.M. Maximum R.B. F.M M.M. Z.A.V. 1 REG RAM. Set Register R.M. Register RAM. Register Z.A.V. 1 REG RAM. Register Register Register Register Z.A.V. 1 REG R	AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ONRARALogic OR Register and ConstantRARACAV VA1EORMAKExclusiv OR Register and ConstantRA $RARAXA1EORMAKExclusiv OR Register and ConstantRARARAXA1EORMAMAText ConstantRARARAXA1MEGMAText ConstantRARAXA11MEGMAText ConstantRARAACANV1MEMAText ConstantRARAACANV1MEMAMAConstantRARAACANV1MEMAMAMAMARAAAAAAMEMAMAMAMARAAA$	ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
ORI RA, Contraction Rat Rat <th< td=""><td>OR</td><td>Rd, Rr</td><td>Logical OR Registers</td><td>Rd ← Rd v Rr</td><td>Z,N,V</td><td>1</td></th<>	OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
EXA PA DBA <td< td=""><td>ORI</td><td>Rd, K</td><td>Logical OR Register and Constant</td><td>Rd ← Rd v K</td><td>Z,N,V</td><td>1</td></td<>	ORI	Rd, K	Logical OR Register and Constant	Rd ← Rd v K	Z,N,V	1
LOM No Other Schwarther No Point Pain Point Paint Point Paint Paint Point Paint Paint Point Paint Paint Point Paint	EOR	Ra, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
NBC No. No. Control Indian No. No. No. BBR RGX Clear Bibly in Register Rd + Rot + (MF + N) Z.N.V 1 DRC Rd X Clear Bibly in Register Rd + Rot + (MF + N) Z.N.V 1 DRC Rd B Determent Rd + Rot + (MF + N) Z.N.V 1 DEC Rd B Determent Rd + Rot + 1 Z.N.V 1 DEC Rd B Determent Rd + Rot + Rd Z.N.V 1 DEC Rd B Determent Rd + Rot + Rd Z.N.V 1 DEC Rd B Sea Register Rd + Rd + Rd + Rd Z.N.V 1 DEC Rd B Sea Register Rd + Rd	COM	Rd		Rd ← 0xFF - Rd	Z,C,N,V	1
SolvPackSalt Apply integratePack PackLAV1DGARaXCore Weigh WeightRaPack Pack PackZAV1INCRaIncommentRa- Ra + 1ZAV1DECRaDecrementRa- Ra + 1ZAV1TSTRaTest for Zan or MuusRa- Ra + RaZAV1DSCRaCour RegisterRa- Ra + RaZAV1SERRaCaur RegisterRa- Ra + RaZAV1SERRaSalt RaMulty UngingedRa- Ra + RaZC2MULSRa, RrMulty UngingedRa- Ra + RaZC22MULSURa, RrMulty Signed with UnsignedRa + Ra + RaZC22PMULSRa, RrFractions Multy SignedRa + Ra + Ra + Ra + RaZC22PMULSURa, RrFractions Multy SignedRa + Ra +	NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
DathNumDatePailPa	SBR	Rd,K	Set Bit(s) in Register		Z,N,V	1
Inc. No. Locionana NO. PAG = 1 ZAV 1 DGC Rd Test for Zaro or Minus Rd - F.4d = 1 ZAV 1 TST Rd Test for Zaro or Minus Rd - F.4d = 1 ZAV 1 DGC Rd Care Taggister Rd - C.4d = Rd ZAV 1 SER Rd Cher Taggister Rd - C.4d F None 1 MULS Rd, Rr Multply Unsigned Rt:80 - F.8d x Rr Z.C 2 MULS Rd, Rr Multply Signed with Unsigned Rt:80 - F.8d x Rr Z.C 2 PMULS Rd, Rr Fractional Multply Signed with Unsigned Rt:80 - F.8d x Rr Z.C 2 PMULS Rd, Rr Fractional Multply Signed with Unsigned Rt:80 - F.8d x Rr Z.C 2 PMULS Rd, Rr Restore Astronomo P.C - F.2 None 2 PMUR K Restore Astronomo P.C - F.2 None 3 RAMP K Destoration Call P.C - F.2		Ru,r		$Rd \leftarrow Rd \bullet (0XFF - K)$		1
Inc.NoDeclarationNoNoDDNoDDCRNdTest to Zee or MinusNd $- Rd + Rd$ ZAV1CRRdClear RegisterRd $- Rd + Rd$ ZAV1SRRdSin RegisterRd $- Rd + Rd$ ZAV1MULRd, RrMuldey UnsignedR1:R0 $- Rd + Rd$ Z.C2MULSRd, RrMuldey Signed with UnsignedR1:R0 $- Rd + Rd$ Z.C2MULSRd, RrFactoral Multey Signed with UnsignedR1:R0 $- Rd + Rd $	DEC	Rd	Decrement		Z,N,V	1
TCR Not Contracts of mission Not Contracts Cont	TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
ConstraintNotNotNotNotNotNote1NULSRd.RrMuldpy UnsignedR1:R0 $<$ R4: RrNote1NULSRd.RrMuldpy Signed with UnsignedR1:R0 $<$ R4: RrZ.C2NULSURd.RrMuldpy Signed with UnsignedR1:R0 $<$ R4: RrZ.C2PMULSURd.RrPractical Muldpy SignedR1:R0 $-$ R6: RrZ.C2PMULSURd.RrPractical Muldpy SignedR1:R0 $-$ R6: RrZ.C2PMULSURd.RrPractical Muldpy SignedR1:R0 $-$ R6: RrX.C2PMULSURd.RrPractical Muldpy SignedR1:R0 $-$ R6: RrX.C2PMULSURd.RrPractical Multpy SignedR1:R0 $-$ R6: RrX.C2PMUSURd.RRefere JumpPC $-$ RCNone2JMP TM kDirect JumpPC $-$ RCNone3ICALLkRefere JumpPC $-$ RCNone3ICALLkDirect JumpPC $-$ RCNone4RCTkDirect JumpPC $-$ RCNone4RCTkDirect JumpPC $-$ RCNone4RCTkDirect JumpPC $-$ RCNone4RCTkDirect JumpRC $-$ RCNone4RCTkDirect	CLR	Rd	Clear Begister	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
NULPath No.Path No. <td>SER</td> <td>Rd</td> <td>Set Register</td> <td>Rd ← 0xFF</td> <td>None</td> <td>1</td>	SER	Rd	Set Register	Rd ← 0xFF	None	1
NULSRd.Nutply SignedNutply SignedNu	MUI	Rd Rr	Multiply Upsigned	$R_1 : R_0 \leftarrow R_d \times R_r$	7.0	2
MULSURd, RrMultpy Speet with UnsignedR1:R0 $-Rd + Rr$ Z.C2FMULRd, RrFractional Multpy UnsignedR1:R0 $-(Rd \times R) < < 1$ Z.C2FMULSURd, RrFractional Multpy Signed with UnsignedR1:R0 $-(Rd \times R) < < 1$ Z.C2FMULSURd, RrFractional Multpy Signed with UnsignedR1:R0 $-(Rd \times R) < < 1$ Z.C2FMULSURd, RrFractional Multpy Signed with UnsignedR1:R0 $-(Rd \times R) < < 1$ Z.C2EARACH INSTRUCTIONSFRActional Multpy Signed with UnsignedR1:R0 $-(Rd \times R) < < 1$ Z.C2JMP ⁽¹⁾ kDireld JumpPC $-PC + k + 1$ None2JMP ⁽¹⁾ kDireld JumpPC $-PC + k + 1$ None3RCALLkRelative Subravine CallPC $-PC + k + 1$ None3RCALLkDireld Subravine CallPC $-PC + k + 1$ None4RETSubravine ReturnPC $-STACK$ None4RETSubravine ReturnPC $-STACK$ None1/2/3CPRd,RrCompare Nigh F EqualRd $-Rr - C - C + k + 1$ None1/2/3CPRd,RrCompare Nigh F EqualRd $-Rr - C - C + 2 + 3 + 3$ None1/2/3CPRd,RrCompare Night F EqualRd $-Rr - C - C + 2 + 3 + 3$ None1/2/3CPRd,RrCompare Night F EqualRd $-Rr - C - C + 2 + 3 + 3$ None	MULS	Rd. Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMULRd, RrFinational Multiply UnsignedR1:R0 \leftarrow (Rd x R) <<1Z.C2FMULSURd, RrFinational Multiply SignedR1:R0 \leftarrow (Rd x R) <<1	MULSU	Rd. Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z.C	2
FMULSURd, RrFractional Multiply SignedR1:R0 $-(Rd \times Rr) << 1$ Z.C2FMULSURd, RrFractional Multiply Signed with UnsignedR1:R0 $-(Rd \times Rr) << 1$ Z.C2FMULSURd, RrFractional Multiply Signed with UnsignedR1:R0 $-(Rd \times Rr) << 1$ Z.C2RLMPkRelative JumpPC $-PC + PC + k + 1$ None2JMP ¹¹¹ kDirect JumpPC $-PC + k + 1$ None3RCALLkRelative Subruchine CallPC $-PC + k + 1$ None3ICALLkRelative Subruchine CallPC $-PC + k + 1$ None3ICALLkIndirect Call to (2)PC $-PC + k + 1$ None4RETSubruchine CallPC $-PC + k + 1$ None4RETSubruchine CallPC $-PC + k + 1$ None4RETSubruchine CallPC $-PC + k + 1$ None1QPRd,RrCompare Subj I figualIf (Rd = R) PC + C+ 2 or 3None1/2/3CPRd,RrCompare Subj I figualIf (Rd = R) PC + C+ C+ 2 or 3None1/2/3CPCRd,RrCompare Register with ImmediateRd - Rr - CZ, NV, C, H1CPCRd,KCompare Register with ImmediateRd - KZ, NV, C, H1CPCRd,KSky I B in Register CaeredIf (RtD(p)) PC - PC + 2 or 3None1/2/3SBRSRr, bSky I B in Register CaeredIf (RtD	FMUL	Rd, Rr	Fractional Multiply Unsigned	$R_{1:R_{0}} \leftarrow (R_{d} \times R_{r}) << 1$	Z,C	2
FMULSURd.R ractional Multiply Signed with UnsignedR1:R0 \leftarrow (Rd x R) $<<1$ Z.C2BRANCH INSTRUCTIONSRRelative JumpPC \leftarrow PC + k + 1None2JMPIndirect Jump to (2)PC \leftarrow PC + k + 1None2JMP ⁽¹⁾ kDirect JumpPC \leftarrow KNone3RCALLkRelative Jump to (2)PC \leftarrow KNone3RCALLkRelative Subroutine CallPC \leftarrow PC + k + 1None3CALL ⁽¹⁾ kDirect Subroutine CallPC \leftarrow KNone4RETSubroutine ReturnPC \leftarrow STACKNone4RET1Interrupt ReturnPC \leftarrow STACKI4CPERd,RrCompare (Beglater with ImmediateRd $-$ Rr - CZ. NV.C.H1CPRd,RrCompare with CarryRd $-$ Rr - CZ. NV.C.H1CPRd,KCompare with CarryRd $-$ Rr - CZ. NV.C.H1CPRd,KrCompare with CarryRd $-$ Rr - CZ. NV.C.H1CPRd,KSkylif Bt In Register Generedf (Relp) $-$ PC $+$ 2 or 3None1/23SBRSRt. bSkylif Bt In Register Generedf (Relp) $-$ PC $+$ 2 or 3None1/23SBRSP. bSkylif Bt In Register Generedf (Relp) $-$ PC $+$ 2 or 3None1/23SBRSP. bSkylif Bt In Register Generedf (Relp) $-$ PC $+$ 2 or 3None1/23SBRSP. bSkylif Bt In Register Generedf (SREG) 0 in PPC	FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUCTIONSRLMPkRelative JumpPCPC $PC \leftarrow PC + k + 1$ None2JMP ¹¹¹ kDirect JumpPC $PC \leftarrow K$ None3RCALLkRelative Subrotine CallPCPC+KNone3ICALLindirect Call to [2]PCPC+KNone4ICALLindirect Call to [2]PCPC+KNone4ICALL'1indirect Call to [2]PC+KNone4RETSubroutine CallPC+CNone4CPCRGRCompareRalPC+STACKNone4RETInterrupt ReturnPC+STACKI4CPSRd,RrCompareKal-Rr - CZNone1/2/3CPRd,RrCompare Nablest ClearedIf (Rd) =R) PC + CP + 2 or 3None1/2/3CPRd,RrCompare Register with ImmediateRd- Kr - CZN/V.C.H1CPIRd,RrCompare Register ClearedIf (PD)=D) PC + PC + 2 or 3None1/2/3SBRSR, bSkyl FB In Rogister StatIf (PD)=D) PC + PC + 2 or 3None1/2/3SBRSP, bSkyl FB In Rogister StatIf (PD)=D) PC + PC + 2 or 3None1/2/3SBRSP, bSkyl FB In Rogister StatIf (PD)=D) PC + PC + 2 or 3None1/2/3SBRSP, bSkyl FB In Rogister StatIf (PD)=D) PC + PC + 2 or 3None1/2/	FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FLMP k Relative Jump (2) PC + PC + k + 1 None 2 LUMP indiret Jump to (2) PC + PC + k + 1 None 3 RCALL k Direct Jump (2) PC + C None 3 RCALL k Relative Subroutine Call PC + C None 3 ICALL Indirect Call to (2) PC + C None 3 ICALL Indirect Call to (2) PC + C None 3 ICALL Indirect Call to (2) PC + C None 4 ICALL Interrupt Return PC - STACK None 4 RET Interrupt Return PC - STACK I 4 CP Rd, Rr Compare Molecary Rd - Rr - C Z, NV,CH 1 CPI Rd, Rr Compare Molecary Rd - Kr - C Z, NV,CH 1 SBRC Rr, b Skp1 Bit in Register Geared # (Rhp)=0 PC + PC + 2 or 3 None 1/23 SBRS P, b Skp1 Bit in Register Set # (P(hp)=1)PC + PC + 2 or 3 </td <td>BRANCH INSTRUC</td> <td>TIONS</td> <td></td> <td></td> <td></td> <td></td>	BRANCH INSTRUC	TIONS				
JMPIndirect Jump 10(2)PC - ZNone2JMPkDirect Jump 10(2)PC - ZNone3RCALLkRelative Subroutine CallPC - PC + k + 1None3ICALLLIndirect Call 10 (2)PC - ZNone4RETLSubroutine CallPC - kNone4RETLSubroutine CallPC - c STACKNone4RETLSubroutine ReturnPC - STACKNone1/2CPSERd,RrCompareRd - RrZ, NV,CH1CPGRd,RrCompare with CarryRd - RrZ, NV,CH1CPCRd,RrCompare with CarryRd - RrZ, NV,CH1CPCRd,KrCompare Register with ImmediateRd - KZ, NV,CH1SBRSRr, bSkp1 Bit in Register SeatI (R(b)-b) PC - PC + 2 or 3None1/2/3SBRSRr, bSkp1 Bit in Register GearedI (R(b)-b) PC - PC + 2 or 3None1/2/3SBRSRr, bSkp1 Bit in DR geister GearedI (R(b)-b) PC - PC + 2 or 3None1/2/3SBRSS, kBranch if Status Fag ClearedI (SREG(s) = 1) then PC - PC + 1 or 3None1/2/3SBRSS, kBranch if Status Fag ClearedI (SREG(s) = 0) then PC - PC + k + 1None1/2/3SBRSS, kBranch if Status Fag ClearedI (SREG(s) = 0) then PC - PC + k + 1None1/2BRRSS, kBranch if Status Fag ClearedI (C = 0) then PC -	RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
JMP ^{ID} kDirect JumpPC - kNone3RCALLkRelative Subroutine CallPC + C + C + 1 1None3ICALLIndirect Call to (2)PC + ZNone3CALL ^{ID} kDirect Subroutine CallPC - kNone4RETSubroutine ReturnPC + STACKNone4RETIInterrupt ReturnPC + STACKI4CPBRd,RrCompare, Sky if Equalif (Rd = Ri) PC + PC + 2 or 3None1/2/3CPRd,RrCompare (Rd = Rr)Z, NV,C,H11CPCRd,RrCompare Register with ImmediateRd - Rr - CZ, NV,C,H1CPIRd,KCompare Register vital immediateRd - KZ, NV,C,H1CPIRd,KCompare Register Setif (Rthp)=) PC + PC + 2 or 3None1/2/3SBRSRr, bSkp if Bt in Register Setif (Rthp)=) PC + PC + 2 or 3None1/2/3SBISP, bSkp if Bt in IOR gister Setif (Rthp)=1 PC + PC + 2 or 3None1/2/3SBRSR, kBranch f Status Flag Getif (Rthp)=1 PC + PC + 2 or 3None1/2/3SBRSP, bSkp if Bt in IOR gister Setif (Rthp)=0 PC + PC + 2 or 3None1/2/3SBRSR, kBranch f Status Flag Getif (Rthp)=0 PC + PC + 2 or 3None1/2/3SBRSR, kBranch f Status Flag Getif (Rthp)=0 PC + PC + 2 or 3None1/2/3SBRSR, kBranch f Status Flag Get<	IJMP		Indirect Jump to (Z)	PC ← Z	None	2
RCALLkRelative Suboutine CallPC \leftarrow PC \leftarrow PC \leftarrow None3ICALLindirect Call to (Z)PCPCNone3CALL ⁽¹⁾ kDirect Subroutine CallPCCNone4RETTSubroutine ReturnPCStatostine ReturnPCStatostine Return4RETIInterrupt ReturnPCStatostine ReturnPCStatostine Return4RETIInterrupt ReturnPCStatostine Return1/2/3CPRd.RCompare MissionRdRd- RrZ, NV,C,H1CPCRd.RCompare MissionRd- RrZ, NV,C,H1SBRSRr, bSkp f Bt in Register Clearedff (Rtp)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkp f Bt in Register Clearedff (Rtp)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSP, bSkp f Bt in Register Clearedff (Pb)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSP, bSkp f Bt in Register Clearedff (Pb)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSP, bSkp f Bt in Register Clearedff (Pb)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSP, bSkp f Bt in Register Setff (Rtp)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSS, kBranch if Status Flag Clearedff (Pb)=0) PC ← PC + 2 or 3None1/2/3SBRSS, kBranch if Status Flag Clearedff (Pb)=0) PC ← PC + k + 1None1/2BRSC <td>JMP⁽¹⁾</td> <td>k</td> <td>Direct Jump</td> <td>$PC \leftarrow k$</td> <td>None</td> <td>3</td>	JMP ⁽¹⁾	k	Direct Jump	$PC \leftarrow k$	None	3
ICALL"Indirect Call to (Z)PC \leftarrow ZNone3CALL"kDirect Subroutine CallPC \leftarrow kNone4RETSubroutine ReturnPC \leftarrow STACKNone4RET1Interrupt ReturnPC \leftarrow STACKI4CPSERd,RrCompare, Sky if Equalif (Bd a R) PC \leftarrow PC + 2 or 3None1/2/3CPRd,RrCompare Ngk if Equalif (Bd a R) PC \leftarrow PC + 2 or 3None1/2/3CPRd,RrCompare Register with ImmediateRd $-$ Rr $-$ CZ, NV,C,H1CPCRd,RCompare Register with ImmediateRd $-$ KZ, NV,C,H1SBRCRr, bSkip if Bit in Register Clearedif (R(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip if Bit in Register is Setif (R(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSP, bSkip if Bit in Register is Setif (R(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSS, kBranch if Status Flag Setif (R(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSS, kBranch if Status Flag Olearedif (RSEG(s) = 0) then PC \leftarrow PC + 4 + 1None1/2BRBSS, kBranch if Status Flag Olearedif (RSEG(s) = 0) then PC \leftarrow PC + k + 1None1/2BRCKBranch if Carry Clearedif (Z = 1) then PC \leftarrow PC + k + 1None1/2BRCKBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCKBranch if Musi	RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
CALU ⁹ kDirect subroutine CallPC \leftarrow kNone44RETSubroutine ReturnPC \leftarrow STACKNone4RET1Interrupt ReturnPC \leftarrow STACKI4CPSERd.RrCompare, Skip if Equalif (Rd = Rn PC $-$ PC + 2 or 3None1/2/3CPRd.RrCompareRd - RrZ, N, V.C.H1CPCRd.RrCompare with CarryRd - Rr - CZ, N, V.C.H1CPCRd.RCompare Register with ImmediateRd - KZ, N, V.C.H1CPCRd.KCompare Register Statif (Rt(b)=0) PC + PC + 2 or 3None1/2/3SBRCRr, bSkip if Bit in Register is Setif (Rt(b)=1) PC + PC + 2 or 3None1/2/3SBICP, bSkip if Bit in I/O Register Clearedif (Pt)=0) PC + PC + 2 or 3None1/2/3SBRSs, kBranch if Status Flag Gearedif (Rt(b)=1) PC - PC + 2 or 3None1/2/3SBRSs, kBranch if Status Flag Gearedif (Rt(b)=1) PC - PC + 2 or 3None1/2/3SBRSs, kBranch if Status Flag Clearedif (Rt(b)=1) PC - PC + 2 or 3None1/2/3SBRSs, kBranch if Status Flag Clearedif (Rt(b)=1) PC - PC + 2 or 3None1/2/3SBRSs, kBranch if Status Flag Clearedif (Rt(b)=1) PC - PC + k + 1None1/2BRSAs, kBranch if Status Flag Clearedif (Rt(b)=1) PC - PC + k + 1None1/2BRSCkBranch if Carry Stat	ICALL		Indirect Call to (Z)	PC ← Z	None	3
RETSubroutine ReturnPC \leftarrow STACKNone4RETIInterrupt ReturnPC \leftarrow STACKI4RETIInterrupt ReturnPC \leftarrow STACKI4CPSERd,RrCompare, Skp I Equalif (Rd = R) PC \leftarrow PC + 2 or 3None1/2/3CPRd,RrCompare , Skp I EqualRd - RrZ, NV,C,H1CPCRd,RrCompare with CarryRd - Rr - CZ, NV,C,H1CPIRd,KCompare Register with ImmediateRd - KZ, NV,C,H1SBRCRr, bSkip I B In Register Clearedif (Rt(p)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip I B In Register Clearedif (Rt(p)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip I B In Register I Clearedif (Rt(p)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSP, bSkip I B In In Register I Clearedif (Rt(p)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSS, kBranch if Status Flag Setif (SREG(g) = 1) then PC \leftarrow PC + k + 1None1/2BRBCs, kBranch if Clearedif (Z = 1) then PC \leftarrow PC + k + 1None1/2BRECkBranch if Carry Setif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Carry Clearedif (N = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Larry Clearedif (N = 0) then PC	CALL ⁽¹⁾	k	Direct Subroutine Call	PC ← k	None	4
IRETINInterrupt ReturnPC \leftarrow STACKI4CPSERd,RrCompare, Skip if Equalif (Rd = R) PC \leftarrow PC + 2 or 3None1/2/3CPRd,RrCompare with CarryRd - RrZ, N.V.C.H1CPCRd,RrCompare with CarryRd - Rr - CZ, N.V.C.H1CPIRd,KCompare Register with ImmediateRd - KZ, N.V.C.H1CPIRd,KCompare Register with ImmediateRd - KZ, N.V.C.H1SBRCRr, bSkip If Bit in Register Clearedif (Rthb-1) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip If Bit in Register Clearedif (Rthb-1) PC \leftarrow PC + 2 or 3None1/2/3SBISP, bSkip If Bit in IO Register Clearedif (P(b)-1) PC \leftarrow PC + 2 or 3None1/2/3BRESs, kBranch if Status Flag Setif (SREG(s) = 1) then PC \leftarrow PC + 2 or 3None1/2/3BRESs, kBranch if Status Flag Setif (SREG(s) = 0) then PC \leftarrow PC + 2 or 3None1/2BRESs, kBranch if Status Flag Setif (SREG(s) = 0) then PC \leftarrow PC + k + 1None1/2BRECkBranch if Not Equalif (Z = 1) then PC \leftarrow PC + k + 1None1/2BRENkBranch if Carry Setif (C = 0) then PC \leftarrow PC + k + 1None1/2BRECkBranch if Mot Equalif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCCkBranch if Motequalif (C = 0) then PC \leftarrow PC + k + 1None1/2<	RET		Subroutine Return	PC ← STACK	None	4
CPSERd,RrCompare, Skip if Equalif (Rd = R) PC \leftarrow PC + 2 or 3None1/2/3CPRd,RrCompareCompareRd - Rr - CZ, N,V,C,H1CPCRd,RrCompare Register with CarryRd - Rr - CZ, N,V,C,H1CPIRd,KCompare Register with nonedateRd - KZ, N,V,C,H1SBRCRr, bSkip if Bit in Register Clearedif (Rt(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip if Bit in Register Clearedif (Rt(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBICP, bSkip if Bit in UO Register Clearedif (P(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBISP, bSkip if Bit in UO Register Clearedif (P(b)=1) PC \leftarrow PC + 2 or 3None1/2/3BRBSs, kBranch if Status Flag Setif (SREG(s) = 0) then PC \leftarrow PC + k + 1None1/2BRBCs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Status Flag Clearedif (Z = 1) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Caulif (Z = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Gradif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Gradif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Gradif (N = 0) then PC \leftarrow PC + k + 1None1/2BRCkBranch if Gradif (N = 0) then P	RETI		Interrupt Return	PC ← STACK	1	4
CPRd, RrCompareRdRrZ, N, V, C, H1CPCRd, RrCompare with CarryRdRdRrCZ, N, V, C, H1CPIRd, KCompare Register with ImmediateRd-KZ, N, V, C, H1SBRCRr, bSkip I Bit in Register ClearedIf $(R(b)=0)$ PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip I Bit in Register is SetIf $(R(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3SBISP, bSkip I Bit in I/O Register ClearedIf $(P(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3SBISP, bSkip I Bit in I/O Register ClearedIf $(P(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3BRSs, kBranch I Status Flag SetIf $(P(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3BRBSs, kBranch I Status Flag SetIf $(SREG(s)=1)$ then PC \leftarrow PC + k+1None1/2BREQkBranch I Mot EqualIf $(Z=0)$ then PC \leftarrow PC + k+1None1/2BRCSkBranch I Mot EqualIf $(C=0)$ then PC \leftarrow PC + k+1None1/2BRCCkBranch I forthy SetIf $(C=0)$ then PC \leftarrow PC + k+1None1/2BRHkBranch I Status Flag SetIf $(N=0)$ then PC \leftarrow PC + k+1None1/2BRCkBranch I Mot EqualIf $(C=0)$ then PC \leftarrow PC + k+1None1/2BRCkBranch I Mot EqualIf $(N=0)$ then PC \leftarrow PC + k+1None1/2BRHkBranch I Grag TeaponIf $(N=$	CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CPCRd, RrCompare with CarryRd- Rr - CZ, N,V,C,H1CPIRd,KCompare Register with ImmediateRd - KZ, N,V,C,H1SBRCRr, bSkpif Bt in Register Clearedif (Rtp)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkpif Bt in Register Clearedif (Rtp)=1) PC \leftarrow PC + 2 or 3None1/2/3SBICP, bSkpif Bt in 100 Register Clearedif (Ptb)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSs, kBranch if Status Flag Setif (SREG(s) = 1) then PC \leftarrow PC + k + 1None1/2BRBSs, kBranch if Status Flag Clearedif (SREG(s) = 0) then PC \leftarrow PC + k + 1None1/2BRBCs, kBranch if Not Equalif (Z = 1) then PC \leftarrow PC + k + 1None1/2BRCSkBranch if Not Equalif (Z = 0) then PC \leftarrow PC + k + 1None1/2BRCSkBranch if Carry Setif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCDkBranch if Moseif (Z = 1) then PC \leftarrow PC + k + 1None1/2BRCCkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Grang Glearedif (N = 0) then PC \leftarrow PC + k + 1None1/2BRCCkBranch if Grang Glearedif (N = 0) then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Grang Gleared <t< td=""><td>CP</td><td>Rd,Rr</td><td>Compare</td><td>Rd – Rr</td><td>Z, N,V,C,H</td><td>1</td></t<>	CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPIRd, KCompare Register with ImmediateRd- KZ, N, C, H1SBRCRr, bSkip if Bit in Register Clearedif (Rr(b)=0) PC \leftarrow PC + 2 or 3None1/2/3SBRSRr, bSkip if Bit in Register is Setif (Rr(b)=1) PC \leftarrow PC + 2 or 3None1/2/3SBISP, bSkip if Bit in I/O Register Clearedif (P(b)=1) PC \leftarrow PC + 2 or 3None1/2/3SBISP, bSkip if Bit in I/O Register Setif (P(b)=1) PC \leftarrow PC + 2 or 3None1/2/3BRBSs, kBranch if Status Flag Setif (SREG(s) = 1) then PC \leftarrow PC + k + 1None1/2BREQkBranch if Status Flag Clearedif (Z = 0) then PC \leftarrow PC + k + 1None1/2BREQkBranch if Equalif (Z = 0) then PC \leftarrow PC + k + 1None1/2BRNEkBranch if Carry Setif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCSkBranch if Carry Setif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCAkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCAkBranch if Carry Clearedif (C = 0) then PC \leftarrow PC + k + 1None1/2BRCAkBranch if Carry Clearedif (N = 0) then PC \leftarrow PC + k + 1None1/2BRCAkBranch if Greater or Equal, Signedif (N = 0) then PC \leftarrow PC + k + 1None1/2BRLOkBranch if Greater or Equal, Signedif (N = 0) then PC \leftarrow PC + k + 1None1/2 <t< td=""><td>CPC</td><td>Rd,Rr</td><td>Compare with Carry</td><td>Rd – Rr – C</td><td>Z, N,V,C,H</td><td>1</td></t<>	CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
SBRCRr, bSkip if Bit in Register Clearedif $(Rr(b)=0) PC \leftarrow PC + 2 or 3$ None1/2/3SBRSRr, bSkip if Bit in Register is Setif $(Rr(b)=1) PC \leftarrow PC + 2 or 3$ None1/2/3SBICP, bSkip if Bit in I/O Register clearedif $(P(b)=0) PC \leftarrow PC + 2 or 3$ None1/2/3SBISP, bSkip if Bit in I/O Register is Setif $(P(b)=0) PC \leftarrow PC + 2 or 3$ None1/2/3BRSs, kBranch if Status Flag Setif $(SREG(s)=1) then PC \leftarrow PC + k + 1$ None1/2BREQkBranch if Status Flag Clearedif $(SREG(s)=0) then PC \leftarrow PC + k + 1$ None1/2BRNEkBranch if Rotaif $(Z=1) then PC \leftarrow PC + k + 1$ None1/2BRCSkBranch if Carry Setif $(C=0) then PC \leftarrow PC + k + 1$ None1/2BRCCkBranch if Carry Setif $(C=0) then PC \leftarrow PC + k + 1$ None1/2BRCCkBranch if Garry Glearedif $(C=0) then PC \leftarrow PC + k + 1$ None1/2BRCCkBranch if Same or Higherif $(C=0) then PC \leftarrow PC + k + 1$ None1/2BRLOkBranch if Minusif $(N=1) then PC \leftarrow PC + k + 1$ None1/2BRMkBranch if Greater or Equal, Signedif $(N=0) then PC \leftarrow PC + k + 1$ None1/2BRMkBranch if Minusif $(N=0) then PC \leftarrow PC + k + 1$ None1/2BRHkBranch if Greater or Equal, Signedif $(N \oplus V=0) then PC \leftarrow PC + k + 1$ None1/2BRHkB	CPI	Rd,K	Compare Register with Immediate	Rd - K	Z, N,V,C,H	1
SBRSRr, bSkip if Bit in Register is Setif $(Rr(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3SBICP, bSkip if Bit in I/O Register Clearedif $(P(b)=0)$ PC \leftarrow PC + 2 or 3None1/2/3BRSP, bSkip if Bit in I/O Register is Setif $(P(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3BRSs, kBranch if Status Flag Setif $(P(b)=1)$ PC \leftarrow PC + 2 or 3None1/2/3BRSs, kBranch if Status Flag Clearedif $(SREG(s)=1)$ then PC \leftarrow PC + k + 1None1/2BREQkBranch if Equalif $(Z=1)$ then PC \leftarrow PC + k + 1None1/2BRNEkBranch if Carry Setif $(C=1)$ then PC \leftarrow PC + k + 1None1/2BRCCkBranch if Carry Setif $(C=0)$ then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Carry Clearedif $(C=0)$ then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Carry Clearedif $(C=0)$ then PC \leftarrow PC + k + 1None1/2BRUOkBranch if Ilowerif $(C=0)$ then PC \leftarrow PC + k + 1None1/2BRUkBranch if Ilowerif $(N=0)$ then PC \leftarrow PC + k + 1None1/2BRUkBranch if Ilowerif $(N=0)$ then PC \leftarrow PC + k + 1None1/2BRUkBranch if Ilowerif $(N \oplus V=0)$ then PC \leftarrow PC + k + 1None1/2BRUkBranch if Ilowerif $(N \oplus V=0)$ then PC \leftarrow PC + k + 1None1/2BRSEkBranch if Grater or Equal,	SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBICP, bSkip if Bit in I/O Register Clearedif $(P(b)=0)$ PC \leftarrow PC $+ 2$ or 3None1/2/3SBISP, bSkip if Bit in I/O Register is Setif $(P(b)=1)$ PC \leftarrow PC $+ 2$ or 3None1/2/3BRBSs, kBranch if Status Flag Setif $(SREG(s) = 1)$ then PC \leftarrow PC $+ k + 1$ None1/2BRBCs, kBranch if Status Flag Clearedif $(SREG(s) = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BREQkBranch if Not Equalif $(Z = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRNEkBranch if Not Equalif $(Z = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRCCkBranch if Carry Setif $(C = 1)$ then PC \leftarrow PC $+ k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRCDkBranch if Iduerif $(N = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRLDkBranch if Huisif $(N = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRHkBranch if Huisif $(N = 0)$ then PC \leftarrow PC $+ k + 1$ None1/2BRHkBranch if Greater or Equal, Signedif $(N = 0)$ then PC \leftarrow PC $+ k + 1$ None1	SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBISP, bSkip if Bit in I/O Register is Setif $(P(b)=1) PC \leftarrow PC + 2 \circ 3$ None1/2/3BRBSs, kBranch if Status Flag Setif $(SREG(s) = 1)$ then PC $\leftarrow PC + k + 1$ None1/2BRBCs, kBranch if Status Flag Clearedif $(SREG(s) = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BREQkBranch if Caulaif $(Z = 1)$ then PC $\leftarrow PC + k + 1$ None1/2BRNEkBranch if Not Equalif $(Z = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRCSkBranch if Carry Setif $(C = 1)$ then PC $\leftarrow PC + k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRSHkBranch if Carry Clearedif $(C = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRNIkBranch if Lowerif $(C = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRMIkBranch if Minusif $(N = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRPLkBranch if Greater or Equal, Signedif $(N = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRRLkBranch if Lowerif $(N \oplus V = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRPLkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRRLkBranch if Half Carry Flag Setif $(N \oplus V = 0)$ then PC $\leftarrow PC + k + 1$ None1/2BRRLkBranch if Half Carry Flag Setif $(H = 0)$ then PC $\leftarrow PC + k + 1$ None1/2	SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC \leftarrow PC + 2 or 3	None	1/2/3
BRBSs, kBranch if Status Flag Setif(SREG(s) = 1) then PC \leftarrow PC+k+1None1/2BRBCs, kBranch if Status Flag Clearedif(SREG(s) = 0) then PC \leftarrow PC+k+1None1/2BREQkBranch if Equalif(Z = 1) then PC \leftarrow PC+k+1None1/2BRNEkBranch if Not Equalif(Z = 0) then PC \leftarrow PC+k+1None1/2BRCSkBranch if Carry Setif(C = 0) then PC \leftarrow PC+k+1None1/2BRCCkBranch if Carry Clearedif(C = 0) then PC \leftarrow PC+k+1None1/2BRSHkBranch if Same or Higherif(C = 0) then PC \leftarrow PC+k+1None1/2BRLOkBranch if Minusif(C = 1) then PC \leftarrow PC+k+1None1/2BRNIkBranch if Minusif(N = 0) then PC \leftarrow PC+k+1None1/2BRPLkBranch if Greater or Equal, Signedif(N = 0) then PC \leftarrow PC+k+1None1/2BRTkBranch if Greater or Equal, Signedif(N = 0) then PC \leftarrow PC+k+1None1/2BRHSkBranch if Less Than Zero, Signedif(N = 0) then PC \leftarrow PC+k+1None1/2BRHCkBranch if Half Carry Flag Setif(H = 1) then PC \leftarrow PC+k+1None1/2BRHSkBranch if Half Carry Flag Clearedif(H = 0) then PC \leftarrow PC+k+1None1/2BRHCkBranch if Half Carry Flag Clearedif(H = 0) then PC \leftarrow PC+k+1None1/2<	SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRECs, kBranch if Status Hag clearedif (SREG(s) = 0) then PC-+PC+k+1None1/2BREQkBranch if Equalif (Z = 1) then PC + PC + k+1None1/2BRNEkBranch if Not Equalif (Z = 0) then PC + PC + k+1None1/2BRCSkBranch if Carry Setif (C = 1) then PC + PC + k+1None1/2BRCCkBranch if Carry Clearedif (C = 0) then PC + PC + k+1None1/2BRSHkBranch if Same or Higherif (C = 0) then PC + PC + k+1None1/2BRLOkBranch if Lowerif (C = 1) then PC + PC + k+1None1/2BRHkBranch if Uswerif (N = 1) then PC + PC + k+1None1/2BRDkBranch if Plusif (N = 0) then PC + PC + k+1None1/2BRDkBranch if Plusif (N = 0) then PC + PC + k+1None1/2BRGEkBranch if Greater or Equal, Signedif (N \oplus V = 0) then PC + PC + k+1None1/2BRHSkBranch if Half Carry Flag Setif (H = 1) then PC + PC + k+1None1/2BRHCkBranch if Half Carry Flag Clearedif (T = 1) then PC + PC + k+1None1/2BRTSkBranch if T Flag Setif (T = 1) then PC + PC + k+1None1/2BRTCkBranch if T Flag Setif (T = 0) then PC + PC + k+1None1/2BRTSkBranch if T Flag Setif (T = 0) then PC + PC + k+1None1/2BRTCk	BRBS	S, K	Branch if Status Flag Set	If $(SREG(s) = 1)$ then $PC \leftarrow PC+k+1$	None	1/2
BRCQkBranch if Equalif $(Z = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRNEkBranch if Not Equalif $(Z = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRCSkBranch if Carry Setif $(C = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRSHkBranch if Same or Higherif $(C = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRUOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRUkBranch if Greater or Equal, Signedif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRGEkBranch if Less Than Zero, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if T Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Clearedif $(Y = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if Overflow Flag is Setif $(Y = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCk <td>BRBC</td> <td>S, K</td> <td>Branch if Status Flag Cleared</td> <td>if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$</td> <td>None</td> <td>1/2</td>	BRBC	S, K	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRNEkBranch if Not Equalif $(Z = 0)$ then PC \leftarrow PC + k + 1None1/2BRCSkBranch if Carry Setif $(C = 1)$ then PC \leftarrow PC + k + 1None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Same or Higherif $(C = 0)$ then PC \leftarrow PC + k + 1None1/2BRLOkBranch if Lowerif $(C = 1)$ then PC \leftarrow PC + k + 1None1/2BRHkBranch if Minusif $(N = 1)$ then PC \leftarrow PC + k + 1None1/2BRLkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1None1/2BREkBranch if Less Than Zero, Signedif $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Thag Clearedif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTSkBranch if Tlag Setif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if Tlag Setif $(T = 0)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if Overflow Flag is Setif $(T = 0)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if Overflow Flag is Setif $(Y = 0)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if Overflow Flag is Setif $(Y = 0)$ then PC \leftarrow PC + k + 1None1/2BRUSk </td <td>BREQ</td> <td>ĸ</td> <td>Branch if Equal</td> <td>if $(Z = 1)$ then PC \leftarrow PC + k + 1</td> <td>None</td> <td>1/2</td>	BREQ	ĸ	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRCSkBranch if Carry Clearedif $(C = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRCCkBranch if Carry Clearedif $(C = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRSHkBranch if Same or Higherif $(C = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLOkBranch if Lowerif $(C = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BREEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Setif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T-liag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if T-liag Setif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if Overflow Flag is Setif $(Y = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRVSkBranch if Overflow Flag is Clearedif $(Y = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRVCkBranch if Overflow Flag is Clearedif $(Y = 0)$ then $PC \leftarrow PC + k + 1$ None1/2 <td>BRNE</td> <td>ĸ</td> <td>Branch if Not Equal</td> <td>if $(2 = 0)$ then PC \leftarrow PC + k + 1</td> <td>None</td> <td>1/2</td>	BRNE	ĸ	Branch if Not Equal	if $(2 = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCCkBranch if Carry Clearedif $(C = 0)$ then PC \leftarrow PC + k + 1None1/2BRSHkBranch if Same or Higherif $(C = 0)$ then PC \leftarrow PC + k + 1None1/2BRLOkBranch if Lowerif $(C = 1)$ then PC \leftarrow PC + k + 1None1/2BRMIkBranch if Minusif $(N = 1)$ then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif $(N = 0)$ then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Setif $(H = 0)$ then PC \leftarrow PC + k + 1None1/2BRTSkBranch if T Hag Setif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if Overflow Flag is Setif $(Y = 0)$ then PC \leftarrow PC + k + 1None1/2BRVSkBranch if Overflow Flag is Clearedif $(Y = 1)$ then PC \leftarrow PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif $(Y = 0)$ then PC \leftarrow PC + k + 1None1/2	BRUS	ĸ	Branch if Carry Set	if $(C = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRANkBranch if Learnif $(C = 0)$ then PC \leftarrow PC + k + 1None1/2BRLOkBranch if Lowerif $(C = 1)$ then PC \leftarrow PC + k + 1None1/2BRMIkBranch if Minusif $(N = 1)$ then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif $(N = 0)$ then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Setif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if Overflow Flag is Setif $(V = 1)$ then PC \leftarrow PC + k + 1None1/2BRVSkBranch if Overflow Flag is Clearedif $(V = 1)$ then PC \leftarrow PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif $(V = 1)$ then PC \leftarrow PC + k + 1None1/2	BRCC	ĸ	Branch if Carry Cleared	If $(C = 0)$ then $PC \leftarrow PC + R + 1$	None	1/2
BRC0kBranch if DwerIf $(C = i)$ then $PC \leftarrow PC + k + 1$ None1/2BRMIkBranch if Minusif $(N = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRPLkBranch if Plusif $(N = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if Overflow Flag is Setif $(V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRVSkBranch if Overflow Flag is Clearedif $(V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRVCkBranch if Overflow Flag is Clearedif $(V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2	BRON DRON	ĸ	Branch if Lower	If $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
Dranch if NumberDranch if PlusIf $(N = 1)$ then PC \leftarrow PC + k + 1None1/2BRPLkBranch if Plusif $(N = 0)$ then PC \leftarrow PC + k + 1None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then PC \leftarrow PC + k + 1None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then PC \leftarrow PC + k + 1None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then PC \leftarrow PC + k + 1None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if T Flag Setif $(T = 0)$ then PC \leftarrow PC + k + 1None1/2BRVSkBranch if Overflow Flag is Setif $(V = 1)$ then PC \leftarrow PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif $(V = 1)$ then PC \leftarrow PC + k + 1None1/2	BRIO	k	Branch if Minus	if $(N = 1)$ then PC \leftarrow PC + K + 1	None	1/2
BRCEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRGEkBranch if Greater or Equal, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTCkBranch if Overflow Flag is Setif $(V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRVSkBranch if Overflow Flag is Clearedif $(V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRVCkBranch if Overflow Flag is Clearedif $(V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2		k	Branch if Blue	$ (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCLkBranch if Less Than Zero, Signedif $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRLTkBranch if Less Than Zero, Signedif $(N \oplus V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHSkBranch if Half Carry Flag Setif $(H = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRHCkBranch if Half Carry Flag Clearedif $(H = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRTSkBranch if T Flag Clearedif $(T = 0)$ then $PC \leftarrow PC + k + 1$ None1/2BRVSkBranch if Overflow Flag is Setif $(V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2BRVCkBranch if Overflow Flag is Clearedif $(V = 1)$ then $PC \leftarrow PC + k + 1$ None1/2	BRGE	k	Branch if Greater or Equal Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRHSkBranch if Half Carry Flag Setif $(H \in V = 1)$ then PC \leftarrow PC + k + 1None1/2BRHCkBranch if Half Carry Flag Setif $(H = 1)$ then PC \leftarrow PC + k + 1None1/2BRTSkBranch if T Flag Setif $(T = 1)$ then PC \leftarrow PC + k + 1None1/2BRTCkBranch if T Flag Clearedif $(T = 0)$ then PC \leftarrow PC + k + 1None1/2BRTSkBranch if Overflow Flag is Setif $(T = 0)$ then PC \leftarrow PC + k + 1None1/2BRVSkBranch if Overflow Flag is Clearedif $(V = 1)$ then PC \leftarrow PC + k + 1None1/2BRVCkBranch if Overflow Flag is Clearedif $(V = 0)$ then PC \leftarrow PC + k + 1None1/2	BRIT	k	Branch if Less Than Zero, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + K + 1$ if $(N \oplus V = 1)$ then $PC \leftarrow PC + V = 1$	None	1/2
BRHC k Branch if Half Carry Flag Oct if $(T = i)$ then PC \leftarrow PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if $(T = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRTS k Branch if T Flag Set if $(T = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then PC \leftarrow PC + k + 1 None 1/2	BRHS	. K	Branch if Half Carry Flag Set	if $(H = 1)$ then $PC \leftarrow PC + K + 1$	None	1/2
BRTS k Branch if Charles Garged if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRTC k Branch if T Flag Set if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2	BRHC	k	Branch if Half Carry Flag Cleared	if $(H = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRTC k Branch if T Flag Cleared if $(T = 0)$ then PC \leftarrow PC + k + 1 None 1/2 BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if $(V = 0)$ then PC \leftarrow PC + k + 1 None 1/2	BRTS	k	Branch if T Flag Set	if $(T = 1)$ then $PC \leftarrow PC \pm k \pm 1$	None	1/2
BRVS k Branch if Overflow Flag is Set if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2 BRVC k Branch if Overflow Flag is Cleared if $(V = 1)$ then PC \leftarrow PC + k + 1 None 1/2	BRTC	 k	Branch if T Flag Cleared	if $(T = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRVC k Branch i Overflow Ela is Cleared i $i (V = 0)$ then $PC \leftarrow PC + k + 1$ None $1/2$	BRVS	k	Branch if Overflow Flag is Set	if $(V = 1)$ then PC \leftarrow PC + k + 1	None	1/2
	BRVC	k	Branch if Overflow Flag is Cleared	if $(V = 0)$ then PC \leftarrow PC + k + 1	None	1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if $(1-1)$ then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if $(I = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS	Set Bit in I/O Register	$VO(P h) \leftarrow 1$	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSEI	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BST	s Pr. h	Rit Store from Register to T	$SREG(s) \leftarrow 0$ T $\leftarrow Pr(b)$	T	1
BLD	Rd b	Bit load from T to Register	$T \leftarrow R(0)$ $Rd(b) \leftarrow T$	None	1
SEC	110, 5	Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	← 1	1	1
CLI		Global Interrupt Disable	← 0	1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set I in SREG	T ← 1	і т	1
CLI SEH		Clear I in SREG			1
		Clear, Half Carry Flag in SREG		н	1
DATA TRANSFER IN	ISTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), \ X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), \ Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
	Rd -7	Load Indirect and Pre-Dec	$Ru \leftarrow (Z), Z \leftarrow Z+1$ $Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
	Rd Z+a	Load Indirect with Displacement	$\mathbb{R}d \leftarrow (\mathbb{Z} + q)$	None	2
LDS	Rd. k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X) ← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	∠+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$	None	2
SI	-Z, Rr	Store Indirect and Pre-Dec.	$\angle \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
31U 9T9	Z+q,Kľ		$(\angle + q) \leftarrow Rr$	None	2
	r, F($(K) \leftarrow KI$	None	2
	Rd Z		$Rd \leftarrow (7)$	None	3
LPM	Rd 7+	Load Program Memory and Post-Inc	$Rd \leftarrow (7) 7 \leftarrow 7+1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow R1:R0$	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A



7. Ordering Information

7.1 ATmega48PA

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
20 ⁽³⁾	1.8 - 5.5	ATmega48PA-AU	32A	
		ATmega48PA-MMH ⁽⁴⁾	28M1	Industrial
		ATmega48PA-MU	32M1-A	(-40°C to 85°C)
		ATmega48PA-PU	28P3	

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 306.

4. NiPdAu Lead Finish.

	Package Type						
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)						
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)						
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)						
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)						



7.2 ATmega88PA

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
20 ⁽³⁾	1.8 - 5.5	ATmega88PA-AU	32A	
		ATmega88PA-MMH ⁽⁴⁾	28M1	Industrial
		ATmega88PA-MU	32M1-A	(-40°C to 85°C)
		ATmega88PA-PU	28P3	

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 306.

4. NiPdAu Lead Finish.

Package Type				
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)			
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)			
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)			
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			



7.3 ATmega168PA

Speed (MHz) ⁽³⁾	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
	1.8 - 5.5	ATmega168PA-AU	32A	
20		ATmega168PA-MMH ⁽⁴⁾	28M1	Industrial
20		ATmega168PA-MU	32M1-A	(-40°C to 85°C)
		ATmega168PA-PU	28P3	

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See "Speed Grades" on page 312.

4. NiPdAu Lead Finish.

Package Type				
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)			
28M1	28-pad, 4 x 4 x 1.0 body, Lead Pitch 0.45 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)			
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)			
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			



7.4 ATmega328P

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
20 ⁽³⁾	1.8 - 5.5	ATmega328P- AU ATmega328P- MU ATmega328P- PU	32A 32M1-A 28P3	Industrial (-40°C to 85°C)

Note: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

3. See Figure 28-1 on page 316.

Package Type			
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)		
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)		
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)		



Packaging Information 8.

8.1 32A



3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

MAX

1.20

0.15

1.05

9.25

7.10

9.25

7.10

0.45

0.20

0.75

0.45

L е _

0.80 TYP

NOTE

Note 2

Note 2

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)	32A	В



Notes:

8.2 28M1



Note: The terminal #1 ID is a Laser-marked Feature.

10/24/08

	TITLE	GPC	DRAWING NO.	REV.
Package Drawing Contact: packagedrawings@atmel.com	28M1, 28-pad, 4 x 4 x 1.0 mm Body, Lead Pitch 0.45 mm, 2.4 x 2.4 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN)	ZBV	28M1	В



8.3 32M1-A



Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2.

5/25/06

_

_

	TITLE	DRAWING NO.	REV.
2325 Orchard Parkway San Jose, CA 95131	32M1-A , 32-pad, 5 x 5 x 1.0 mm Body, Lead Pitch 0.50 mm, 3.10 mm Exposed Pad, Micro Lead Frame Package (MLF)	32M1-A	E



8.4 28P3





9. Errata

9.1	Errata ATmega48PA					
		The revision letter in this section refers to the revision of the ATmega48PA device.				
9.1.1	Rev. D					
		No known errata.				
9.2	Errata ATmeg	a88PA				
		The revision letter in this section refers to the revision of the ATmega88PA device.				
9.2.1	Rev. F					
		No known errata.				
9.3	Errata ATmeg	a168PA				
		The revision letter in this section refers to the revision of the ATmega168PA device.				
9.3.1	Rev E					
		No known errata.				
9.4	Errata ATmeg	a328P				
		The revision letter in this section refers to the revision of the ATmega328P device.				
9.4.1	Rev D					
		No known errata.				
9.4.2	Rev C					
		Not sampled.				
9.4.3	Rev B	• Unstable 32 kHz Oscillator				
		1. Unstable 32 kHz Oscillator The 32 kHz oscillator does not work as system clock				
		The 32 kHz oscillator used as asynchronous timer is inaccurate.				
		Problem Fix/ Workaround				
		None				
9.4.4	Rev A					
		Unstable 32 kHz Oscillator				
		1. Unstable 32 kHz Oscillator				
		The 32 kHz oscillator does not work as system clock.				
		The 32 kHz oscillator used as asynchronous timer is inaccurate.				
		Problem Fix/ Workaround None				



10. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

10.1 Rev. 8161D - 10/09

1. Inserted Table 8-8 on page 32, Capacitance for Low-frequency Crystal Oscillator.

10.2 Rev. 8161C - 05/09

- 1. Updated "Features" on page 1 for ATmega48PA/88PA/168PA/328P.
- 2. Updated "Overview" on page 5 included the Table 2-1 on page 6.
- 3. Updated "AVR Memories" on page 16 included "Register Description" on page 21 and inserted Figure 7-1 on page 17.
- 4. Updated "Register Description" on page 44.
- 5. Updated "System Control and Reset" on page 46.
- 6. Updated "Interrupts" on page 57.
- 7. Updated "External Interrupts" on page 70.
- 8. Updated "Boot Loader Support Read-While-Write Self-Programming, ATmega88PA, ATmega168PA and ATmega328P" on page 277.
- 9. Inserted "ATmega168PA DC Characteristics" on page 315.
- 10. Inserted "ATmega328P DC Characteristics" on page 316.
- 11. Inserted "ATmega168PA Typical Characteristics" on page 375.
- 12. Inserted "ATmega328P Typical Characteristics" on page 399.
- 13. Inserted Ordering Information for "ATmega168PA" on page 432.
- 14. Inserted Ordering Information for "ATmega328P" on page 433.
- 15. Inserted "Errata ATmega328P" on page 438.
- 16. Editing updates.

10.3 Rev. 8161B - 01/09

- 1. Updated "Features" on page 1 for ATmega48PA and updated the book accordingly.
- 2. Updated "Overview" on page 5 included the Table 2-1 on page 6.
- 3. Updated "AVR Memories" on page 16 included "Register Description" on page 21 and inserted Figure 7-1 on page 17.
- 4. Updated "Register Description" on page 44.
- 5. Updated "System Control and Reset" on page 46.
- 6. Updated "Interrupts" on page 57.



- 7. Updated "External Interrupts" on page 70.
- 8. Inserted Typical characteristics for "ATmega48PA Typical Characteristics" on page 327.
- 9. Updated figure names in Typical characteristics for "ATmega88PA Typical Characteristics" on page 351.
- 10. Inserted "ATmega48PA DC Characteristics" on page 314.
- 11. Updated Table 28-1 on page 317 by removing the footnote from Vcc/User calibration
- 12. Updated Table 28-7 on page 323 by removing Max value (2.5 LSB) from Absolute accuracy, $V_{REF} = 4V$, $V_{CC} = 4V$, ADC clock = 200 kHz.
- 13. Inserted Ordering Information for "ATmega48PA" on page 430.

10.4 Rev. 8161A - 11/08

- 1. Initial revision (Based on the ATmega48P/88P/168P/328P datasheet 8025F-AVR-08/08).
- 2. Changes done compared to ATmega48P/88P/168P/328P datasheet 8025F-AVR-08/08:
 - Updated "DC Characteristics" on page 313 with new typical values for I_{CC}.
 - Updated "Speed Grades" on page 316.
 - New graphics in "Typical Characteristics" on page 326.
 - New "Ordering Information" on page 430.





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369

Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-**Yvelines Cedex** France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F. Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com

Technical Support avr@atmel.com

Sales Contact www.atmel.com/contacts

Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to Disclaimer: The information in this document is provided in connection with Atmer products. No incense, express of implied, by estopped of otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN- TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUBLE DAMAGES (AND A PROPERTIES OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel®, Atmel logo and combinations thereof, AVR® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



Vishay

16 x 4 Character LCD



MECHANICAL DATA				
ITEM	STANDARD VALUE	UNIT		
Module Dimension	70.6 x 60.0	mm		
Viewing Area	60.0 x 32.6	mm		
Mounting Hole	65.6 x 50.0	mm		
Character Size	2.95 x 4.75	mm		

FEATURES

- 5 x 8 dots includes cursor
- Built in controller (KS 0066 or Equivalent)
- + 5V power supply (Also available for + 3V)
- 1/16 duty cycle
- B/L to be driven by pin 1, pin 2, or pin 15, pin 16 or A and K
- N.V. optional for + 3V power supply

ABSOLUTE MAXIMUM RATING							
ITEM	SYMBOL	OL STANDARD VALUE UNI					
		MIN.					
Power Supply	VDD-VSS	- 0.3	-	7.0	V		
Input Voltage	VI	- 0.3	-	VDD	V		

NOTE: VSS = 0 Volt, VDD = 5.0 Volt

ELECTRICAL SPECIFICATIONS						
ITEM	SYMBOL	CONDITION	STANDARD VALUE		UNIT	
			MIN.	TYP.	MAX.	
Input Voltage	VDD	VDD = + 5V	4.7	5.0	5.3	V
		VDD = + 3V	2.7	3.0	5.3	V
Supply Current	IDD	VDD = + 5V	_	1.65	-	mA
		- 20 °C	5.0	5.1	5.7	
Recommended LC Driving	VDD - V0	0°C	4.6	4.8	5.2	V
Voltage for Normal Temp.		25°C	4.1	4.5	4.7	
Version Module		50°C	3.9	4.2	4.5	
		70°C	3.7	3.9	4.3	
EL Power Supply Current	IEL	Vel = 110VAC; 400Hz	_	_	5.0	mA

DISPLAY CHARACTER ADDRESS CODE:																
Display Position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DD RAM Address	00	01														0F
DD RAM Address	40	41														4F
DD RAM Address	10	11														1F
DD RAM Address	50	51														5F

Document Number: 37266 Revision 01-Oct-02

LCD-016M004B

VISHAY

Vishay

16 x 4 Character LCD

PIN NUMBER	SYMBOL	FUNCTION		
1	Vss	GND		
2	Vdd	+ 3V or + 5V		
3	Vo Contrast Adjustment			
4	RS H/L Register Select Signal			
5	R/W	H/L Read/Write Signal		
6	E	H →L Enable Signal		
7	DB0	H/L Data Bus Line		
8	DB1	H/L Data Bus Line		
9	DB2	DB2 H/L Data Bus Line		
10	DB3	H/L Data Bus Line		
11	DB4	H/L Data Bus Line		
12	DB5	H/L Data Bus Line		
13	DB6	H/L Data Bus Line		
14	DB7	H/L Data Bus Line		
15	A/Vee	+ 4.2V for LED (RA = 0Ω)/Negative Voltage Output		
16	К	Power Supply for B/L (0V)		



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

DALLAS

PRELIMINARY DS18B20 Programmable Resolution 1-Wire[®] Digital Thermometer

www.dalsemi.com

FEATURES

Unique 1-Wire interface requires only one port pin for communication Multidrop capability simplifies distributed temperature sensing applications Requires no external components Can be powered from data line. Power supply range is 3.0V to 5.5V Zero standby power required Measures temperatures from -55°C to +125°C. Fahrenheit equivalent is -67°F to +257°F $\pm 0.5^{\circ}$ C accuracy from -10°C to +85°C Thermometer resolution is programmable from 9 to 12 bits Converts 12-bit temperature to digital word in 750 ms (max.) User-definable, nonvolatile temperature alarm settings Alarm search command identifies and addresses devices whose temperature is outside of programmed limits (temperature alarm condition) Applications include thermostatic controls, industrial systems, consumer products, thermometers, or any thermally sensitive system

PIN ASSIGNMENT



8-Pin SOIC (150 mil)

PIN DESCRIPTION

GND - Ground

- DQ Data In/Out
- V_{DD} Power Supply Voltage
- NC No Connect

DESCRIPTION

The DS18B20 Digital Thermometer provides 9 to 12-bit (configurable) temperature readings which indicate the temperature of the device.

Information is sent to/from the DS18B20 over a 1-Wire interface, so that only one wire (and ground) needs to be connected from a central microprocessor to a DS18B20. Power for reading, writing, and performing temperature conversions can be derived from the data line itself with no need for an external power source.

Because each DS18B20 contains a unique silicon serial number, multiple DS18B20s can exist on the same 1-Wire bus. This allows for placing temperature sensors in many different places. Applications where this feature is useful include HVAC environmental controls, sensing temperatures inside buildings, equipment or machinery, and process monitoring and control.

DETAILED	DETAILED PIN DESCRIPTION Table 1						
PIN	PIN						
8PIN SOIC	TO92	SYMBOL	DESCRIPTION				
5	1	GND	Ground.				
4	2	DQ	Data Input/Output pin. For 1-Wire operation: Open				
			drain. (See "Parasite Power" section.)				
3	3	V _{DD}	Optional V_{DD} pin. See "Parasite Power" section for				
			details of connection. V _{DD} must be grounded for				
			operation in parasite power mode.				

DS18B20Z (8-pin SOIC): All pins not specified in this table are not to be connected.

OVERVIEW

The block diagram of Figure 1 shows the major components of the DS18B20. The DS18B20 has four main data components: 1) 64-bit lasered ROM, 2) temperature sensor, 3) nonvolatile temperature alarm triggers TH and TL, and 4) a configuration register. The device derives its power from the 1-Wire communication line by storing energy on an internal capacitor during periods of time when the signal line is high and continues to operate off this power source during the low times of the 1-Wire line until it returns high to replenish the parasite (capacitor) supply. As an alternative, the DS18B20 may also be powered from an external 3 volt - 5.5 volt supply.

Communication to the DS18B20 is via a 1-Wire port. With the 1-Wire port, the memory and control functions will not be available before the ROM function protocol has been established. The master must first provide one of five ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Skip ROM, or 5) Alarm Search. These commands operate on the 64-bit lasered ROM portion of each device and can single out a specific device if many are present on the 1-Wire line as well as indicate to the bus master how many and what types of devices are present. After a ROM function sequence has been successfully executed, the memory and control functions are accessible and the master may then provide any one of the six memory and control function commands.

One control function command instructs the DS18B20 to perform a temperature measurement. The result of this measurement will be placed in the DS18B20's scratch-pad memory, and may be read by issuing a memory function command which reads the contents of the scratchpad memory. The temperature alarm triggers TH and TL consist of 1 byte EEPROM each. If the alarm search command is not applied to the DS18B20, these registers may be used as general purpose user memory. The scratchpad also contains a configuration byte to set the desired resolution of the temperature to digital conversion. Writing TH, TL, and the configuration byte is done using a memory function command. Read access to these registers is through the scratchpad. All data is read and written least significant bit first.

DS18B20 BLOCK DIAGRAM Figure 1



PARASITE POWER

The block diagram (Figure 1) shows the parasite-powered circuitry. This circuitry "steals" power whenever the DQ or V_{DD} pins are high. DQ will provide sufficient power as long as the specified timing and voltage requirements are met (see the section titled "1-Wire Bus System"). The advantages of parasite power are twofold: 1) by parasiting off this pin, no local power source is needed for remote sensing of temperature, and 2) the ROM may be read in absence of normal power.

In order for the DS18B20 to be able to perform accurate temperature conversions, sufficient power must be provided over the DQ line when a temperature conversion is taking place. Since the operating current of the DS18B20 is up to 1.5 mA, the DQ line will not have sufficient drive due to the 5k pullup resistor. This problem is particularly acute if several DS18B20s are on the same DQ and attempting to convert simultaneously.

There are two ways to assure that the DS18B20 has sufficient supply current during its active conversion cycle. The first is to provide a strong pullup on the DQ line whenever temperature conversions or copies to the E^2 memory are taking place. This may be accomplished by using a MOSFET to pull the DQ line directly to the power supply as shown in Figure 2. The DQ line must be switched over to the strong pullup within 10 µs maximum after issuing any protocol that involves copying to the E^2 memory or initiates temperature conversions. When using the parasite power mode, the V_{DD} pin must be tied to ground.

Another method of supplying current to the DS18B20 is through the use of an external power supply tied to the V_{DD} pin, as shown in Figure 3. The advantage to this is that the strong pullup is not required on the DQ line, and the bus master need not be tied up holding that line high during temperature conversions. This allows other data traffic on the 1-Wire bus during the conversion time. In addition, any number of DS18B20s may be placed on the 1-Wire bus, and if they all use external power, they may all simultaneously perform temperature conversions by issuing the Skip ROM command and then issuing the Convert T command. Note that as long as the external power supply is active, the GND pin may not be floating.

The use of parasite power is not recommended above 100°C, since it may not be able to sustain communications given the higher leakage currents the DS18B20 exhibits at these temperatures. For applications in which such temperatures are likely, it is strongly recommended that V_{DD} be applied to the DS18B20.

For situations where the bus master does not know whether the DS18B20s on the bus are parasite powered or supplied with external V_{DD} , a provision is made in the DS18B20 to signal the power supply scheme used. The bus master can determine if any DS18B20s are on the bus which require the strong pullup by sending a Skip ROM protocol, then issuing the read power supply command. After this command is issued, the master then issues read time slots. The DS18B20 will send back "0" on the 1-Wire bus if it is parasite powered; it will send back a "1" if it is powered from the V_{DD} pin. If the master receives a "0," it knows that it must supply the strong pullup on the DQ line during temperature conversions. See "Memory Command Functions" section for more detail on this command protocol.

STRONG PULLUP FOR SUPPLYING DS18B20 DURING TEMPERATURE CONVERSION Figure 2



USING VDD TO SUPPLY TEMPERATURE CONVERSION CURRENT Figure 3



OPERATION - MEASURING TEMPERATURE

The core functionality of the DS18B20 is its direct-to-digital temperature sensor. The resolution of the DS18B20 is configurable (9, 10, 11, or 12 bits), with 12-bit readings the factory default state. This equates to a temperature resolution of 0.5°C, 0.25°C, 0.125°C, or 0.0625°C. Following the issuance of the Convert T [44h] command, a temperature conversion is performed and the thermal data is stored in the scratchpad memory in a 16-bit, sign-extended two's complement format. The temperature information can be retrieved over the 1-Wire interface by issuing a Read Scratchpad [BEh] command once the conversion has been performed. The data is transferred over the 1-Wire bus, LSB first. The MSB of the temperature register contains the "sign" (S) bit, denoting whether the temperature is positive or negative.

Table 2 describes the exact relationship of output data to measured temperature. The table assumes 12-bit resolution. If the DS18B20 is configured for a lower resolution, insignificant bits will contain zeros. For Fahrenheit usage, a lookup table or conversion routine must be used.

Temperature/Data Relationships Table 2



TEMPERATURE	DIGITAL OUTPUT	DIGITAL
	(Binary)	OUTPUT
		(Hex)
+125°C	0000 0111 1101 0000	07D0h
+85°C	0000 0101 0101 0000	0550h*
+25.0625°C	0000 0001 1001 0001	0191h
+10.125°C	0000 0000 1010 0010	00A2h
+0.5°C	0000 0000 0000 1000	0008h
0°C	0000 0000 0000 0000	0000h
-0.5°C	1111 1111 1111 1000	FFF8h
-10.125°C	1111 1111 0101 1110	FF5Eh
-25.0625°C	1111 1110 0110 1111	FF6Fh
-55°C	1111 1100 1001 0000	FC90h

*The power on reset register value is $+85^{\circ}$ C.

OPERATION - ALARM SIGNALING

After the DS18B20 has performed a temperature conversion, the temperature value is compared to the trigger values stored in TH and TL. Since these registers are 8-bit only, bits 9-12 are ignored for comparison. The most significant bit of TH or TL directly corresponds to the sign bit of the 16-bit temperature register. If the result of a temperature measurement is higher than TH or lower than TL, an alarm flag inside the device is set. This flag is updated with every temperature measurement. As long as the alarm flag is set, the DS18B20 will respond to the alarm search command. This allows many DS18B20s to be connected in parallel doing simultaneous temperature measurements. If somewhere the temperature exceeds the limits, the alarming device(s) can be identified and read immediately without having to read non-alarming devices.

64-BIT LASERED ROM

Each DS18B20 contains a unique ROM code that is 64-bits long. The first 8 bits are a 1-Wire family code (DS18B20 code is 28h). The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (See Figure 4.) The 64-bit ROM and ROM Function Control section allow the DS18B20 to operate as a 1-Wire device and follow the 1-Wire protocol detailed in the section "1-Wire Bus System." The functions required to control sections of the DS18B20 are not accessible until the ROM function protocol has been satisfied. This protocol is described in the ROM function protocol flowchart (Figure 5). The 1-Wire bus master must first provide one of five ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, 4) Skip ROM, or 5) Alarm Search. After a ROM function sequence has been successfully executed, the functions specific to the DS18B20 are accessible and the bus master may then provide one of the six memory and control function commands.

CRC GENERATION

The DS18B20 has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56-bits of the 64-bit ROM and compare it to the value stored within the DS18B20 to determine if the ROM data has been received error-free by the bus master. The equivalent polynomial function of this CRC is:

 $CRC = X^8 + X^5 + X^4 + 1$

The DS18B20 also generates an 8-bit CRC value using the same polynomial function shown above and provides this value to the bus master to validate the transfer of data bytes. In each case where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function given above and compare the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the DS18B20 (for ROM reads) or the 8-bit CRC value computed within the DS18B20 (which is read as a ninth byte when the scratchpad is read). The comparison of CRC values and decision to continue with an operation are determined entirely by the bus master. There is no circuitry inside the DS18B20 that prevents a command sequence from proceeding if the CRC stored in or calculated by the DS18B20 does not match the value generated by the bus master.

The 1-Wire CRC can be generated using a polynomial generator consisting of a shift register and XOR gates as shown in Figure 6. Additional information about the Dallas 1-Wire Cyclic Redundancy Check is available in Application Note 27 entitled "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products."

The shift register bits are initialized to 0. Then starting with the least significant bit of the family code, 1 bit at a time is shifted in. After the 8th bit of the family code has been entered, then the serial number is entered. After the 48^{th} bit of the serial number has been entered, the shift register contains the CRC value. Shifting in the 8 bits of CRC should return the shift register to all 0s.

64-BIT LASERED ROM Figure 4

8-BIT CRC CODE		48-BIT	SERIAL NUMBER	8-BIT FAMILY CODE		
MSB	LSB	MSB	LSB	MSB	LSB	

ROM FUNCTIONS FLOW CHART Figure 5



1-WIRE CRC CODE Figure 6



MEMORY

The DS18B20's memory is organized as shown in Figure 8. The memory consists of a scratchpad RAM and a nonvolatile, electrically erasable (E^2) RAM, which stores the high and low temperature triggers TH and TL, and the configuration register. The scratchpad helps insure data integrity when communicating over the 1-Wire bus. Data is first written to the scratchpad using the Write Scratchpad [4Eh] command. It can then be verified by using the Read Scratchpad [BEh] command. After the data has been verified, a Copy Scratchpad [48h] command will transfer the data to the nonvolatile (E^2) RAM. This process insures data integrity when modifying memory. The DS18B20 EEPROM is rated for a minimum of 50,000 writes and 10 years data retention at T = +55°C.

The scratchpad is organized as eight bytes of memory. The first 2 bytes contain the LSB and the MSB of the measured temperature information, respectively. The third and fourth bytes are volatile copies of TH and TL and are refreshed with every power-on reset. The fifth byte is a volatile copy of the configuration register and is refreshed with every power-on reset. The configuration register will be explained in more detail later in this section of the datasheet. The sixth, seventh, and eighth bytes are used for internal computations, and thus will not read out any predictable pattern.

It is imperative that one writes TH, TL, and config in succession; i.e. a write is not valid if one writes only to TH and TL, for example, and then issues a reset. If any of these bytes must be written, all three must be written before a reset is issued.

There is a ninth byte which may be read with a Read Scratchpad [BEh] command. This byte contains a cyclic redundancy check (CRC) byte which is the CRC over all of the eight previous bytes. This CRC is implemented in the fashion described in the section titled "CRC Generation".

Configuration Register

The fifth byte of the scratchpad memory is the configuration register.

It contains information which will be used by the device to determine the resolution of the temperature to digital conversion. The bits are organized as shown in Figure 7.

DS18B20 CONFIGURATION REGISTER Figure 7



Bits 0-4 are don't cares on a write but will always read out "1". Bit 7 is a don't care on a write but will always read out "0". **R0, R1:** Thermometer resolution bits. Table 3 below defines the resolution of the digital thermometer, based on the settings of these 2 bits. There is a direct tradeoff between resolution and conversion time, as depicted in the AC Electrical Characteristics. The factory default of these EEPROM bits is R0=1 and R1=1 (12-bit conversions).

R1	RO	Thermometer Resolution	Max Conversion Time
0	0	9 bit	93.75 ms $(t_{conv}/8)$
0	1	10 bit	187.5 ms $(t_{conv}/4)$
1	0	11 bit	375 ms $(t_{conv}/2)$
1	1	12 bit	750 ms (t_{conv})

Thermometer Resolution Configuration Table 3

DS18B20 MEMORY MAP Figure 8

SCRATCHPAD	BYTE	E ² RAM
TEMPERATURE LSB	0	
TEMPERATURE MSB	1	
TH/USER BYTE 1	2	TH/USER BYTE 1
TL/USER BYTE 2	3	TL/USER BYTE 2
CONFIG	4	CONFIG
RESERVED	5	
RESERVED	6	
RESERVED	7	
CRC	8	

1-WIRE BUS SYSTEM

The 1-Wire bus is a system which has a single bus master and one or more slaves. The DS18B20 behaves as a slave. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal types and timing).

HARDWARE CONFIGURATION

The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open drain or 3-state outputs. The 1-Wire port of the DS18B20 (DQ pin) is open drain with an internal circuit equivalent to that shown in Figure 9. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus requires a pullup resistor of approximately 5 k Ω .

HARDWARE CONFIGURATION Figure 9



The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. Infinite recovery time can occur between bits so long as the 1-Wire bus is in the inactive (high) state during the recovery period. If this does not occur and the bus is left low for more than $480 \mu s$, all components on the bus will be reset.

TRANSACTION SEQUENCE

The protocol for accessing the DS18B20 via the 1-Wire port is as follows:

Initialization

ROM Function Command

Memory Function Command

Transaction/Data

INITIALIZATION

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s).

The presence pulse lets the bus master know that the DS18B20 is on the bus and is ready to operate. For more details, see the "1-Wire Signaling" section.

ROM FUNCTION COMMANDS

Once the bus master has detected a presence, it can issue one of the five ROM function commands. All ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure 5):

Read ROM [33h]

This command allows the bus master to read the DS18B20's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single DS18B20 on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired AND result).

Match ROM [55h]

The match ROM command, followed by a 64-bit ROM sequence, allows the bus master to address a specific DS18B20 on a multidrop bus. Only the DS18B20 that exactly matches the 64-bit ROM sequence will respond to the following memory function command. All slaves that do not match the 64-bit ROM sequence will wait for a reset pulse. This command can be used with a single or multiple devices on the bus.

Skip ROM [CCh]

This command can save time in a single drop bus system by allowing the bus master to access the memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus and a Read command is issued following the Skip ROM command, data collision will occur on the bus as multiple slaves transmit simultaneously (open drain pulldowns will produce a wired AND result).

Search ROM [F0h]

When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64-bit ROM codes of all slave devices on the bus.

Alarm Search [ECh]

The flowchart of this command is identical to the Search ROM command. However, the DS18B20 will respond to this command only if an alarm condition has been encountered at the last temperature measurement. An alarm condition is defined as a temperature higher than TH or lower than TL. The alarm condition remains set as long as the DS18B20 is powered up, or until another temperature measurement reveals a non-alarming value. For alarming, the trigger values stored in EEPROM are taken into account. If an alarm condition exists and the TH or TL settings are changed, another temperature conversion should be done to validate any alarm conditions.

Example of a ROM Search

The ROM search process is the repetition of a simple three-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple, three-step routine on each bit of the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The remaining number of devices and their ROM codes may be identified by additional passes.

The following example of the ROM search process assumes four different devices are connected to the same 1-Wire bus. The ROM data of the four devices is as shown:

00110101
10101010
11110101
00010001

The search process is as follows:

- 1. The bus master begins the initialization sequence by issuing a reset pulse. The slave devices respond by issuing simultaneous presence pulses.
- 2. The bus master will then issue the Search ROM command on the 1-Wire bus.
- 3. The bus master reads a bit from the 1-Wire bus. Each device will respond by placing the value of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 0 onto the 1-Wire bus, i.e., pull it low. ROM2 and ROM3 will place a 1 onto the 1-Wire bus by allowing the line to stay high. The result is the logical AND of all devices on the line, therefore the bus master sees a 0. The bus master reads another bit. Since the Search ROM data command is being executed, all of the devices on the 1-Wire bus respond to this second read by placing the complement of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 1 onto the 1-Wire, allowing the line to stay high. ROM2 and ROM3 will place a 0 onto the 1-Wire, thus it will be pulled low. The bus master again observes a 0 for the complement of the first ROM data bit. The bus master has determined that there are some devices on the 1-Wire bus that have a 0 in the first position and others that have a 1.

The data obtained from the two reads of the three-step routine have the following interpretations:

- 00 There are still devices attached which have conflicting bits in this position.
- 01 All devices still coupled have a 0-bit in this bit position.
- 10 All devices still coupled have a 1-bit in this bit position.
- 11 There are no devices attached to the 1-Wire bus.
- 4. The bus master writes a 0. This deselects ROM2 and ROM3 for the remainder of this search pass, leaving only ROM1 and ROM4 connected to the 1-Wire bus.
- 5. The bus master performs two more reads and receives a 0-bit followed by a 1-bit. This indicates that all devices still coupled to the bus have 0s as their second ROM data bit.
- 6. The bus master then writes a 0 to keep both ROM1 and ROM4 coupled.
- 7. The bus master executes two reads and receives two 0-bits. This indicates that both 1-bits and 0-bits exist as the 3rd bit of the ROM data of the attached devices.

- 8. The bus master writes a 0-bit. This deselects ROM1, leaving ROM4 as the only device still connected.
- 9. The bus master reads the remainder of the ROM bits for ROM4 and continues to access the part if desired. This completes the first pass and uniquely identifies one part on the 1-Wire bus.
- 10. The bus master starts a new ROM search sequence by repeating steps 1 through 7.
- 11. The bus master writes a 1-bit. This decouples ROM4, leaving only ROM1 still coupled.
- 12. The bus master reads the remainder of the ROM bits for ROM1 and communicates to the underlying logic if desired. This completes the second ROM search pass, in which another of the ROMs was found.
- 13. The bus master starts a new ROM search by repeating steps 1 through 3.
- 14. The bus master writes a 1-bit. This deselects ROM1 and ROM4 for the remainder of this search pass, leaving only ROM2 and ROM3 coupled to the system.
- 15. The bus master executes two Read time slots and receives two 0s.
- 16. The bus master writes a 0-bit. This decouples ROM3 leaving only ROM2.
- 17. The bus master reads the remainder of the ROM bits for ROM2 and communicates to the underlying logic if desired. This completes the third ROM search pass, in which another of the ROMs was found.
- 18. The bus master starts a new ROM search by repeating steps 13 through 15.
- 19. The bus master writes a 1-bit. This decouples ROM2, leaving only ROM3.
- 20. The bus master reads the remainder of the ROM bits for ROM3 and communicates to the underlying logic if desired. This completes the fourth ROM search pass, in which another of the ROMs was found.

NOTE:

The bus master learns the unique ID number (ROM data pattern) of one 1-Wire device on each ROM Search operation. The time required to derive the part's unique ROM code is:

960 μ s + (8 + 3 x 64) 61 μ s = 13.16 ms

The bus master is therefore capable of identifying 75 different 1-Wire devices per second.

I/O SIGNALING

The DS18B20 requires strict protocols to insure data integrity. The protocol consists of several types of signaling on one line: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. All of these signals, with the exception of the presence pulse, are initiated by the bus master.

The initialization sequence required to begin any communication with the DS18B20 is shown in Figure 11. A reset pulse followed by a presence pulse indicates the DS18B20 is ready to send or receive data given the correct ROM command and memory function command.

The bus master transmits (TX) a reset pulse (a low signal for a minimum of 480 μ s). The bus master then releases the line and goes into a receive mode (RX). The 1-Wire bus is pulled to a high state via the 5k pullup resistor. After detecting the rising edge on the DQ pin, the DS18B20 waits 15-60 μ s and then transmits the presence pulse (a low signal for 60-240 μ s).

MEMORY COMMAND FUNCTIONS

The following command protocols are summarized in Table 4, and by the flowchart of Figure 10.

Write Scratchpad [4Eh]

This command writes to the scratchpad of the DS18B20, starting at the TH register. The next 3 bytes written will be saved in scratchpad memory at address locations 2 through 4. All 3 bytes must be written before a reset is issued.

Read Scratchpad [BEh]

This command reads the contents of the scratchpad. Reading will commence at byte 0 and will continue through the scratchpad until the ninth (byte 8, CRC) byte is read. If not all locations are to be read, the master may issue a reset to terminate reading at any time.

Copy Scratchpad [48h]

This command copies the scratchpad into the E^2 memory of the DS18B20, storing the temperature trigger bytes in nonvolatile memory. If the bus master issues read time slots following this command, the DS18B20 will output 0 on the bus as long as it is busy copying the scratchpad to E^2 ; it will return a 1 when the copy process is complete. If parasite-powered, the bus master has to enable a strong pullup for at least 10 ms immediately after issuing this command. The DS18B20 EEPROM is rated for a minimum of 50,000 writes and 10 years data retention at T=+55°C.

Convert T [44h]

This command begins a temperature conversion. No further data is required. The temperature conversion will be performed and then the DS18B20 will remain idle. If the bus master issues read time slots following this command, the DS18B20 will output 0 on the bus as long as it is busy making a temperature conversion; it will return a 1 when the temperature conversion is complete. If parasite-powered, the bus master has to enable a strong pullup for a period greater than t_{conv} immediately after issuing this command.

Recall E2 [B8h]

This command recalls the temperature trigger values and configuration register stored in E^2 to the scratchpad. This recall operation happens automatically upon power-up to the DS18B20 as well, so valid data is available in the scratchpad as soon as the device has power applied. With every read data time slot issued after this command has been sent, the device will output its temperature converter busy flag: 0=busy, 1=ready.

Read Power Supply [B4h]

With every read data time slot issued after this command has been sent to the DS18B20, the device will signal its power mode: 0=parasite power, 1=external power supply provided.

MEMORY FUNCTIONS FLOW CHART Figure 10



.

MEMORY FUNCTIONS FLOW CHART Figure 10 (cont'd)



MEMORY FUNCTIONS FLOW CHART Figure 10 (cont'd)



INITIALIZATION PROCEDURE "RESET AND PRESENCE PULSES" Figure 11



DS18B20 COMMAND SET Table 4

			1-WIRE BUS	
INSTRUCTION	DESCRIPTION	PROTOCOL	AFTER ISSUING	NOTES
INSTRUCTION	DESCRIPTION TEMDEDATUDE CO	PROTUCUL	PROTOCOL MMANDS	NOIES
Convert T	Initiates temperature	AAb	<pre>////////////////////////////////////</pre>	1
	conversion	4411	status>	1
	MEMOR	Y COMMANDS	Status	
Read Scratchpad	Reads bytes from scratchpad and reads CRC byte.	BEh	<read 9="" bytes="" data="" to="" up=""></read>	
Write Scratchpad	Writes bytes into scratchpad at addresses 2 through 4 (TH and TL temperature triggers and config).	4Eh	<write 3="" bytes<br="" data="" into="">at addr. 2 through. 4></write>	3
Copy Scratchpad	Copies scratchpad into nonvolatile memory (addresses 2 through 4 only).	48h	<read copy="" status=""></read>	2
Recall E ²	Recalls values stored in nonvolatile memory into scratchpad (temperature triggers).	B8h	<read busy<br="" temperature="">status></read>	
Read Power Supply	Signals the mode of DS18B20 power supply to the master.	B4h	<read status="" supply=""></read>	

NOTES:

- 1. Temperature conversion takes up to 750 ms. After receiving the Convert T protocol, if the part does not receive power from the V_{DD} pin, the DQ line for the DS18B20 must be held high for at least a period greater than t_{conv} to provide power during the conversion process. As such, no other activity may take place on the 1-Wire bus for at least this period after a Convert T command has been issued.
- 2. After receiving the Copy Scratchpad protocol, if the part does not receive power from the V_{DD} pin, the DQ line for the DS18B20 must be held high for at least 10 ms to provide power during the copy process. As such, no other activity may take place on the 1-Wire bus for at least this period after a Copy Scratchpad command has been issued.
- 3. All 3 bytes must be written before a reset is issued.

READ/WRITE TIME SLOTS

DS18B20 data is read and written through the use of time slots to manipulate bits and a command word to specify the transaction.

Write Time Slots

A write time slot is initiated when the host pulls the data line from a high logic level to a low logic level. There are two types of write time slots: Write 1 time slots and Write 0 time slots. All write time slots must be a minimum of 60 μ s in duration with a minimum of a 1- μ s recovery time between individual write cycles.

The DS18B20 samples the DQ line in a window of 15 μ s to 60 μ s after the DQ line falls. If the line is high, a Write 1 occurs. If the line is low, a Write 0 occurs (see Figure 12).

For the host to generate a Write 1 time slot, the data line must be pulled to a logic low level and then released, allowing the data line to pull up to a high level within 15 μ s after the start of the write time slot.

For the host to generate a Write 0 time slot, the data line must be pulled to a logic low level and remain low for 60 μ s.

Read Time Slots

The host generates read time slots when data is to be read from the DS18B20. A read time slot is initiated when the host pulls the data line from a logic high level to logic low level. The data line must remain at a low logic level for a minimum of 1 μ s; output data from the DS18B20 is valid for 15 μ s after the falling edge of the read time slot. The host therefore must stop driving the DQ pin low in order to read its state 15 μ s from the start of the read slot (see Figure 12). By the end of the read time slot, the DQ pin will pull back high via the external pullup resistor. All read time slots must be a minimum of 60 μ s in duration with a minimum of a 1- μ s recovery time between individual read slots.

Figure 12 shows that the sum of T_{INIT} , T_{RC} , and T_{SAMPLE} must be less than 15 μ s. Figure 14 shows that system timing margin is maximized by keeping T_{INIT} and T_{RC} as small as possible and by locating the master sample time towards the end of the 15- μ s period.

READ/WRITE TIMING DIAGRAM Figure 12



DETAILED MASTER READ 1 TIMING Figure 13



RECOMMENDED MASTER READ 1 TIMING Figure 14



Related Application Notes

The following Application Notes can be applied to the DS18B20. These notes can be obtained from the Dallas Semiconductor "Application Note Book," via our website at <u>http://www.dalsemi.com/</u>.

Application Note 27: "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Product"

Application Note 55: "Extending the Contact Range of Touch Memories"

Application Note 74: "Reading and Writing Touch Memories via Serial Interfaces"

Application Note 104: "Minimalist Temperature Control Demo"

Application Note 106: "Complex MicroLANs"

Application Note 108: "MicroLAN - In the Long Run"

Sample 1-Wire subroutines that can be used in conjunction with AN74 can be downloaded from the website or our Anonymous FTP Site.

MEMORY FUNCTION EXAMPLE Table 5

Example: Bus Master initiates temperature conversion, then reads temperature (parasite power assumed).

MASTER MODE	DATA (LSB FIRST)	COMMENTS			
TX	Reset	Reset pulse (480-960 µs).			
RX	Presence	Presence pulse.			
TX	55h	Issue "Match ROM" command.			
TX	<64-bit ROM code>	Issue address for DS18B20.			
TX	44h	Issue "Convert T" command.			
TX	<i high="" line="" o=""></i>	> I/O line is held high for at least a period of time greater			
		than t _{conv} by bus master to allow conversion to complete.			
TX	Reset	Reset pulse.			
RX	Presence	Presence pulse.			
TX	55h	Issue "Match ROM" command.			
TX	<64-bit ROM code>	Issue address for DS18B20.			
TX	BEh	Issue "Read Scratchpad" command.			
RX	<9 data bytes>	Read entire scratchpad plus CRC; the master now			
		recalculates the CRC of the eight data bytes received			
		from the scratchpad, compares the CRC calculated and			
		the CRC read. If they match, the master continues; if			
		not, this read operation is repeated.			
TX	Reset	Reset pulse.			
RX	Presence	Presence pulse, done.			

MEMORY FUNCTION EXAMPLE Table 6

Example: Bus Master writes memory (parasite power and only one DS18B20 assumed).

MASTER MODE	DATA (LSB FIRST)	COMMENTS
TX	Reset	Reset pulse.
RX	Presence	Presence pulse.
TX	CCh	Skip ROM command.
TX	4Eh	Write Scratchpad command.
TX	<3 data bytes>	Writes three bytes to scratchpad (TH, TL, and config).
TX	Reset	Reset pulse.
RX	Presence	Presence pulse.
TX	CCh	Skip ROM command.
TX	BEh	Read Scratchpad command.
RX	<9 data bytes>	Read entire scratchpad plus CRC. The master now
		recalculates the CRC of the eight data bytes received
		from the scratchpad, compares the CRC and the two
		other bytes read back from the scratchpad. If data match,
		the master continues; if not, repeat the sequence.
TX	Reset	Reset pulse.
RX	Presence	Presence pulse.
TX	CCh	Skip ROM command.
TX	48h	Copy Scratchpad command; after issuing this command,
		the master must wait 10 ms for copy operation to
		complete.
TX	Reset	Reset pulse.
RX	Presence	Presence pulse, done.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground **Operating Temperature** Storage Temperature Soldering Temperature

-0.5V to +6.0V -55°C to +125°C -55°C to +125°C See J-STD-020A specification

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD}	Local Power	3.0		5.5	V	1
Data Pin	DQ		-0.3		+5.5	V	1
Logic 1	V _{IH}		2.2		V _{CC} + 0.3	V	1,2
Logic 0	V _{IL}		-0.3		+0.8	V	1,3,7

DC ELECTRICAL CHARACTERISTICS				(-55°C to +125°C; V _{DD} =3.0V to 5.5V)						
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES			
Thermometer Error	t _{ERR}	-10°C to +85°C			±1⁄2	°C				
		-55°C to +125°C			±2					
Input Logic High	V _{IH}	Local Power	2.2		5.5	V	1,2			
		Parasite Power	3.0			V	1,2			
Input Logic Low	V _{IL}		-0.3		+0.8	V	1,3,7			
Sink Current	IL	$V_{I/O} = 0.4 V$	-4.0			mA	1			
Standby Current	I _{DDS}			750	1000	nA	6,8			
Active Current	I _{DD}			1	1.5	mA	4			
DQ-Input Load Current	I _{DQ}			5		μΑ	5			

AC ELECTRICAL CHARACTERISTICS: NV MEMORY

	(-55°C to +125°C; V _{DD} =3.0V to 5.5V)							
PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS	NOTES	
NV Write Cycle	+			n	10	ma		
Time	$\iota_{\rm wr}$			2	10	1115		
EEPROM Writes	N _{EEWR}	-55°C to +55°C	50k			writes		
EEPROM Data	+	55°C to ±55°C	10			Voors		
Retention	LEEDR	-55 C 10 +55 C	10			years		

DS18B20

AC ELECTRICAL CH	HARACTE	RISTICS:	(-55°C	to +12	5°C; V _D	_D =3.0V 1	to 5.5V)
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
Temperature	t _{CONV}	9 hit			93 75	me	
Conversion		<i>)</i> 01t			75.15	1115	
Time		10 bit			187.5		
		11 bit			375		
		12 bit			750		
Time Slot	t _{SLOT}		60		120	μs	
Recovery Time	t _{REC}		1			μs	
Write 0 Low Time	r _{LOW0}		60		120	μs	
Write 1 Low Time	t _{LOW1}		1		15	μs	
Read Data Valid	t _{RDV}				15	μs	
Reset Time High	t _{RSTH}		480			μs	
Reset Time Low	t _{RSTL}		480			μs	9
Presence Detect High	t _{PDHIGH}		15		60	μs	
Presence Detect Low	t _{PDLOW}		60		240	μs	
Capacitance	C _{IN/OUT}				25	pF	

NOTES:

1. All voltages are referenced to ground.

- 2. Logic one voltages are specified at a source current of 1 mA.
- 3. Logic zero voltages are specified at a sink current of 4 mA.
- 4. Active current refers to either temperature conversion or writing to the E^2 memory. Writing to E^2 memory consumes approximately 200 μ A for up to 10 ms.
- 5. Input load is to ground.
- 6. Standby current specified up to 70°C. Standby current typically is 3 µA at 125°C.
- 7. To always guarantee a presence pulse under low voltage parasite power conditions, V_{ILMAX} may have to be reduced to as much as 0.5V.
- 8. To minimize I_{DDS} , DQ should be: GND \leq DQ \leq GND +0.3V or V_{DD} 0.3V \leq DQ \leq V_{DD} .
- 9. Under parasite power, the max t_{RSTL} before a power on reset occurs is 960 μ S.

1-WIRE WRITE ONE TIME SLOT



26 of 27

TYPICAL PERFORMANCE CURVE



DS18B20 Typical Error Curve

Reference Temp (C)

Lampiran 10 : Tabel t

F	Pr 0.25	0.10	0.05	0.025	0.01	0.005	0.001
df	0.50	0.20	0.10	0.050	0.02	0.010	0.002
8	1 1.00000	3.07768	6.31375	12.70620	31.82052	63.65674	318.30884
	2 0.81650	1.88562	2.91999	4.30265	6.96456	9.92484	22.32712
	3 0.76489	1.63774	2.35336	3.18245	4.54070	5.84091	10.21453
	4 0.74070	1.53321	2.13185	2.77645	3.74695	4.60409	7.17318
	5 0.72669	1.47588	2.01505	2.57058	3.36493	4.03214	5.89343
	6 0.71756	1.43976	1.94318	2.44691	3.14267	3.70743	5.20763
	7 0.71114	1.41492	1.89458	2.36462	2.99795	3.49948	4.7852
	8 0.70639	1.39682	1.85955	2.30600	2.89646	3.35539	4.50079
	9 0.70272	1.38303	1.83311	2.26216	2.82144	3.24984	4.2968
1	0 0.69981	1.37218	1.81246	2.22814	2.76377	3.16927	4.14370
1	1 0.69745	1.36343	1.79588	2.20099	2.71808	3.10581	4.02470
1	2 0.69548	1.35622	1.78229	2.17881	2.68100	3.05454	3.9296
1	3 0.69383	1.35017	1.77093	2.16037	2.65031	3.01228	3.8519
1	4 0.69242	1.34503	1.76131	2.14479	2.62449	2.97684	3.7873
1	5 0.69120	1.34061	1.75305	2.13145	2.60248	2.94671	3.7328
1	6 0.69013	1.33676	1.74588	2.11991	2.58349	2.92078	3.6861
1	7 0.68920	1.33338	1.73961	2.10982	2.56693	2.89823	3.6457
1	8 0.68836	1.33039	1.73406	2.10092	2.55238	2.87844	3.6104
1	9 0.68762	1.32773	1.72913	2.09302	2.53948	2.86093	3.5794
2	0 0.68695	1.32534	1.72472	2.08596	2.52798	2.84534	3.5518
2	1 0.68635	1.32319	1.72074	2.07961	2.51765	2.83136	3.5271
2	2 0.68581	1.32124	1.71714	2.07387	2.50832	2.81876	3.5049
2	3 0.68531	1.31948	1.71387	2.06866	2.49987	2.80734	3.4849
2	4 0.68485	1.31784	1.71088	2.06390	2.49216	2.79694	3.4667
2	5 0.68443	1.31635	1.70814	2.05954	2.48511	2.78744	3.4501
2	6 0.68404	1.31497	1.70562	2.05553	2.47863	2.77871	3.4350
2	7 0.68368	1.31370	1.70329	2.05183	2.47266	2.77068	3.4210
2	8 0.68335	1.31253	1.70113	2.04841	2.46714	2.76326	3.4081
2	9 0.68304	1.31143	1.69913	2.04523	2.46202	2.75639	3.39624
3	0 0.68276	1.31042	1.69726	2.04227	2.45726	2.75000	3.3851
3	1 0.68249	1.30946	1.69552	2.03951	2.45282	2.74404	3.3749
3	2 0.68223	1.30857	1.69389	2.03693	2.44868	2.73848	3.3653
3	3 0.68200	1.30774	1.69236	2.03452	2.44479	2.73328	3.3563
3	4 0.68177	1.30695	1.69092	2.03224	2.44115	2.72839	3.3479
3	5 0.68156	1.30621	1.68957	2.03011	2.43772	2.72381	3.3400
3	6 0.68137	1.30551	1.68830	2.02809	2.43449	2.71948	3.3326
3	7 0.68118	1.30485	1.68709	2.02619	2.43145	2.71541	3.3256
3	8 0.68100	1.30423	1.68595	2.02439	2.42857	2.71156	3.3190
3	9 0.68083	1.30364	1.68488	2.02269	2.42584	2.70791	3.3127
4	0 0.68067	1.30308	1.68385	2.02108	2.42326	2.70446	3.3068



KEMENTERIAN PENDIDIKAN DAN KEBUDAYAAN UNIVERSITAS NEGERI SEMARANG FAKULTAS TEKNIK

Gedung E6 lt 2, Kampus Sekaran, Gunungpati, Semarang 50229 Telepon: 8508104 Laman: www.te.unnes.ac.id, surel:

No. Lamp. Hal

: 4955/UN3715/07/2019

: Surat Tugas Panitia Ujian Sarjana

: Drs. Suryono, M.T.

Dengan ini kami tetapkan bahwa ujian Sarjana Fakultas Teknik UNNES untuk jurusan Teknik Elektro adalah sebagai berikut:

- I. Susunan Panitia Ujian:
 - a. Ketua
 - b. Sekretaris
 - c. Pembimbing Utama
 - d. Penguji

II. Calon yang diuji: Nama NIM/Jurusan/Program Studi

Judul Skripsi

II. Waktu dan Tempat Ujian: Hari/Tanggal Jam Tempat Pakaian

: Drs. Agus Suryanto, M.T. : Drs. Slamet Seno Adi, M.Pd., M.T : 1. Drs. Rafael Sri Wiyardi, M.T. : 2. Drs Yohanes Primadiyono, M.T

: ANITA DWI SEPTIANI : 5301411077/Teknik Elektro /Pendidikan Teknik Elektro, S1 : Alat Pernantau Keadaan Pasien Koma

: Selasa / 23 Juni 2015 : 08:00:00 : E6 377 1

> 22 Juni 2015 Semarang, Multammad Harlanu, M.Pd. 196602151991021001

DIDIKAN D

Tembusan 1. Ketua Jurusan Teknik Elektro 2. Calon yang diuji

RESTREPTORIS 5301411077

		('SP)	
		UNNES	
		KEPUTUSAN	
		DEKAN FAKULTAS TEKNIK	
		Nomor: Dalies univer /2014	
. 8.		Tentang	
PEN	IET	APAN DOSEN PEMBIMBING SKRIPSI/TUGAS AKHIR SEMESTER GASAL/GENAP TAHUN AKADEMIK 2014/2015	
la simble a	33	Rahum untuk memperangar mahasiswa Junisan/Prodi Teknik Elektro/Pend. Teknik Elektro	ro
vienimoang		Eakultas Teknik membuat Skrinsi/Tugas Akhir, maka perlu menetapkan Dosen-dose	en
		Junisan/Prodi Teknik Elektro/Pend, Teknik Elektro Fakultas Teknik UNNES untuk menjar	idi
		nombimbing	
Unneinest	22	1 Undang-undang No 20 Tahun 2003 tentang Sistem Pendidikan Nasional (Tambaha	an
wangingar		Lembaran Negara RI No 4301, penjelasan atas Lembaran Negara RI Tahun 200	13,
		Nomer 78)	
		 Peraturan Rektor No. 21 Tahun 2011 tentang Sistem Informasi Skripsi UNNES 	
		3 SK Rektor UNNES No. 164/0/2004 tentang Pedoman penyusunan Skripsi/Tuga	as
		Akhir Mahasiswa Strata Satu (S1) UNNES:	
		4 SK Rektor LINNES No 162/0/2004 tentang penyelenggaraan Pendidikan UNNES;	
Manimhang	10	Usulan Ketua Jurusan/Prodi Teknik Elektro/Pend, Teknik Elektro Tanggal 3 Desember 201	14
merinibarig	5	MEMUTUSKAN	
Menetapkan	5		
PERTAMA	÷.	Menunjuk dan menugaskan kepada:	
		Nama : Drs. Slamet Seno Adi, M.Pd., M.T	
		NIP : 195812181985031004	
		Pangkat/Golongan : IV/C	
		Jabatan Akademik : Lektor Kepala	
		Sebagai Pembimbing	
		Untuk membimbing mahasiswa penyusun skripsi/Tugas Akhir :	
		Nama : ANITA DWI SEPTIANI	
		NIM : 5301411077	
		hausson/Prodi Taknik Flektro/Pend Teknik Flektro	
		Julgarit Tour . Texas Elevator ener Texas Elevator	

Tembusan 1. Pembantu Dekan Bidang Akademik 2. Ketua Jurusan 3. Petinggal

.

5301411077 FM-03-AKD-24/Rev. 00

÷

DITETAPKAN DI : SEMARANG PADA TANGGAL : 5 Desember 2014 DEKAN

0 / AULTAND 196602151991021001

MENTAL