# LAMPIRAN 1

#include<LiquidCrystal.h>

#include <Wire.h>

#include <TimeLib.h>

#include <DS1307RTC.h>

#include <TimeAlarms.h>

LiquidCrystal  $led(2, 3, 4, 5, 6, 7);$ 

#define PWM\_MOTOR\_1 8

#define MOTOR\_A1\_PIN 9

#define MOTOR\_B1\_PIN 10

boolean kondisi = true;

tmElements\_t tm;

void setup() {

Serial.begin(9600);

lcd.begin(16, 2);

pinMode(MOTOR\_A1\_PIN, OUTPUT);

pinMode(MOTOR\_B1\_PIN, OUTPUT);

pinMode(PWM\_MOTOR\_1, OUTPUT);

digitalWrite (PWM\_MOTOR\_1, HIGH);

// Tentukan alarm

RTC.read(tm);

 setTime(tm.Hour, tm.Minute, tm.Second, tm.Day, tm.Month, tmYearToCalendar(tm.Year));

Alarm.alarmRepeat(16, 40, 00, motorAlarm);

```
void motorBergerak()
{
 if (kondisi == true)
  {
   digitalWrite (MOTOR_A1_PIN, HIGH);
   digitalWrite (MOTOR_B1_PIN, LOW);
  }
  kondisi = false;
  return kondisi;
}
void motorDiam()
{
 if (kondisi == false)
  {
   digitalWrite (MOTOR_A1_PIN, LOW);
   digitalWrite (MOTOR_B1_PIN, LOW);
  }
  kondisi = true;
  return kondisi;
}
void motorAlarm()
{
```
}

lcd.clear();

lcd.setCursor(0, 0);

lcd.print("Motor bergerak");

motorBergerak();

delay(3000);

motorDiam();

lcd.clear();

}

{

void tampilkanJam()

RTC.read(tm);

lcd.setCursor(0, 0);

lcd.print("Time");

lcd.setCursor(5, 0);

 $led.print('=');$ 

lcd.setCursor(7, 0);

print2digits(tm.Hour);

lcd.setCursor(9, 0);

lcd.print(':');

lcd.setCursor(10, 0);

print2digits(tm.Minute);

lcd.setCursor(12, 0);

lcd.print(':');

lcd.setCursor(13, 0);

print2digits(tm.Second);

lcd.setCursor(0, 1);

lcd.print("Date");

lcd.setCursor(5, 1);

 $led.print('=');$ 

lcd.setCursor(6, 1);

print2digits(tm.Day);

lcd.setCursor(8, 1);

lcd.print('/');

lcd.setCursor(9, 1);

print2digits(tm.Month);

lcd.setCursor(11, 1);

lcd.print('/');

lcd.setCursor(12, 1);

print2digits(tmYearToCalendar(tm.Year));

void print2digits(int number) {

if (number  $\geq$  = 0 && number < 10) {

lcd.print('0');

}

}

}

}

lcd.print(number);

void loop() {

tampilkanJam();

Alarm.delay(1000);

# LAMPIRAN 2

# Arduino Nano (V2.3)

# User Manual



Released under the Creative Commons Attribution Share-Alike 2.5 License http://creativecommons.org/licenses/by-sa/2.5/

More information:

www.arduino.cc Rev. 2.3

# *Arduino Nano Pin Layout*







## *Arduino Nano Bill of Material*





# LAMPIRAN 3

#### **General Description**

The DS3231 is a low-cost, extremely accurate I2C real-time clock (RTC) with an integrated temperaturecompensated crystal oscillator (TCXO) and crystal. The device incorporates a battery input, and maintains accurate timekeeping when main power to the device is interrupted. The integration of the crystal resonator enhances the long-term accuracy of the device as well as reduces the piece-part count in a manufacturing line. The DS3231 is available in commercial and industrial temperature ranges, and is offered in a 16-pin, 300-mil SO package.

The RTC maintains seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an  $\overline{AM}/PM$  indicator. Two programmable time-of-day alarms and a programmable square-wave output are provided. Address and data are transferred serially through an I2C bidirectional bus.

A precision temperature-compensated voltage reference and comparator circuit monitors the status of  $V_{CC}$  to detect power failures, to provide a reset output, and to automatically switch to the backup supply when necessary. Additionally, the RST pin is monitored as a pushbutton input for generating a μP reset.

#### **Benefits and Features**

- Highly Accurate RTC Completely Manages All Timekeeping Functions
	- Real-Time Clock Counts Seconds, Minutes, Hours, Date of the Month, Month, Day of the Week, and Year, with Leap-Year Compensation Valid Up to 2100
	- Accuracy ±2ppm from 0°C to +40°C
	- Accuracy ±3.5ppm from -40°C to +85°C
	- Digital Temp Sensor Output: ±3°C Accuracy
	- Register for Aging Trim
	- RST Output/Pushbutton Reset Debounce Input
	- Two Time-of-Day Alarms
	- Programmable Square-Wave Output Signal
	- Simple Serial Interface Connects to Most **Microcontrollers** 
		- Fast (400kHz) <sup>2</sup>C Interface
	- Battery-Backup Input for Continuous Timekeeping
	- Low Power Operation Extends Battery-Backup Run Time
	- 3.3V Operation
- Operating Temperature Ranges: Commercial ( $0^{\circ}$ C to +70 $^{\circ}$ C) and Industrial (-40 $^{\circ}$ C to +85 $^{\circ}$ C)
- Underwriters Laboratories<sup>®</sup> (UL) Recognized

#### **Applications**

- Servers
- **Telematics**
- **Utility Power Meters**
- **GPS**

*Ordering Information and Pin Configuration appear at end of data sheet.*



*Underwriters Laboratories is a registered certification mark of Underwriters Laboratories Inc.*



## **Absolute Maximum Ratings**

Voltage Range on Any Pin Relative to Ground....-0.3V to +6.0V Junction-to-Ambient Thermal Resistance (θJA) (Note 1)73°C/W Junction-to-Case Thermal Resistance (θJC) (Note 1)....23°C/W Operating Temperature Range





**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)**.

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these*  or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect<br>device reliability.

## **Recommended Operating Conditions**

 $(T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Notes 2, 3)



#### **Electrical Characteristics**

(V<sub>CC</sub> = 2.3V to 5.5V, V<sub>CC</sub> = Active Supply (see Table 1),  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Typical values are at V<sub>CC</sub> = 3.3V,  $V_{BAT}$  = 3.0V, and  $T_A$  = +25°C, unless otherwise noted.) (Notes 2, 3)



## **Electrical Characteristics (continued)**

(V<sub>CC</sub> = 2.3V to 5.5V, V<sub>CC</sub> = Active Supply (see Table 1), T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Typical values are at V<sub>CC</sub> = 3.3V, V<sub>BAT</sub> = 3.0V, and T<sub>A</sub> = +25°C, unless otherwise noted.) (Notes 2, 3)



### **Electrical Characteristics**

( $V_{CC}$  = 0V,  $V_{BAT}$  = 2.3V to 5.5V,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Note 2)



## **AC Electrical Characteristics**

(V<sub>CC</sub> = V<sub>CC(MIN)</sub> to V<sub>CC(MAX)</sub> or V<sub>BAT</sub> = V<sub>BAT(MIN)</sub> to V<sub>BAT(MAX)</sub>, V<sub>BAT</sub> > V<sub>CC</sub>, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Note 2)



## **Power-Switch Characteristics**

 $(T_A = T_{MIN}$  to  $T_{MAX}$ )



# **Pushbutton Reset Timing**



# **Power-Switch Timing**



## **Data Transfer on I2C Serial Bus**



# WARNING: Negative undershoots below -0.3V while the part is in battery-backed mode may cause loss of data.<br>Note 2: Limits at -40°C are quaranteed by design and not production tested.

- **Note 2:** Limits at -40°C are guaranteed by design and not production tested.<br>**Note 3:** All voltages are referenced to ground.
- **Note 3:** All voltages are referenced to ground.<br>**Note 4:** I<sub>CCA</sub>-SCL clocking at max frequency
- **Note 4:** I<sub>CCA</sub>—SCL clocking at max frequency = 400kHz.<br>**Note 5:** Current is the averaged input current, which inclu
- **Note 5:** Current is the averaged input current, which includes the temperature conversion current.
- **Note 6:** The  $\overline{\text{RST}}$  pin has an internal 50k $\Omega$  (nominal) pullup resistor to V<sub>CC</sub>.<br>**Note 7:** After this period, the first clock pulse is generated.
- **Note 7:** After this period, the first clock pulse is generated.<br>**Note 8:** A device must internally provide a hold time of at le
- A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IH(MIN)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- Note 9: The maximum t<sub>HD:DAT</sub> needs only to be met if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.
- **Note 10:** A fast-mode device can be used in a standard-mode system, but the requirement t<sub>SU:DAT</sub> ≥ 250ns must then be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line t<sub>R(MAX)</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250ns before the SCL line is released.
- **Note 11:** C<sub>B</sub>—total capacitance of one bus line in pF.
- Note 12: The parameter t<sub>OSF</sub> is the period of time the oscillator must be stopped for the OSF flag to be set over the voltage range of  $0.0V \le V_{CC} \le V_{CC(MAX)}$  and  $2.3V \le V_{BAT} \le 3.4V$ .
- **Note 13:** This delay applies only if the oscillator is enabled and running. If the  $\overline{EOSC}$  bit is a 1, t<sub>REC</sub> is bypassed and  $\overline{RST}$  immediately goes high. The state of RST does not affect the I2C interface, RTC, or TCXO.

## **Typical Operating Characteristics**

( $V_{CC}$  = +3.3V,  $T_A$  = +25°C, unless otherwise noted.)



## **Block Diagram**



## **Pin Description**



### **Detailed Description**

The DS3231 is a serial RTC driven by a temperaturecompensated 32kHz crystal oscillator. The TCXO provides a stable and accurate reference clock, and maintains the RTC to within ±2 minutes per year accuracy from -40°C to +85°C. The TCXO frequency output is available at the 32kHz pin. The RTC is a low-power clock/calendar with two programmable time-of-day alarms and a programmable square-wave output. The  $\overline{\text{INT}}$ /SQW provides either an interrupt signal due to alarm conditions or a square-wave output. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap

year. The clock operates in either the 24-hour or 12-hour format with an AM/PM indicator. The internal registers are accessible though an I2C bus interface.

A temperature-compensated voltage reference and comparator circuit monitors the level of  $V_{CC}$  to detect power failures and to automatically switch to the backup supply when necessary. The RST pin provides an external pushbutton function and acts as an indicator of a power-fail event.

#### **Operation**

The block diagram shows the main elements of the DS3231. The eight blocks can be grouped into four functional groups: TCXO, power control, pushbutton function, and RTC. Their operations are described separately in the following sections.

#### **32kHz TCXO**

The temperature sensor, oscillator, and control logic form the TCXO. The controller reads the output of the on-chip temperature sensor and uses a lookup table to determine the capacitance required, adds the aging correction in AGE register, and then sets the capacitance selection registers. New values, including changes to the AGE register, are loaded only when a change in the temperature value occurs, or when a user-initiated temperature conversion is completed. Temperature conversion occurs on initial application of  $V_{CC}$  and once every 64 seconds afterwards.

#### **Power Control**

This function is provided by a temperature-compensated voltage reference and a comparator circuit that monitors the  $V_{CC}$  level. When  $V_{CC}$  is greater than  $V_{PF}$ , the part is powered by  $V_{CC}$ . When  $V_{CC}$  is less than  $V_{PF}$  but greater than  $V_{BAT}$ , the DS3231 is powered by  $V_{CC}$ . If  $V_{CC}$  is less than  $V_{PF}$  and is less than  $V_{BAT}$ , the device is powered by  $V<sub>BAT</sub>$ . See Table 1.



#### **Table 1. Power Control**

To preserve the battery, the first time  $V_{\text{BAT}}$  is applied to the device, the oscillator will not start up until  $V_{CC}$ exceeds  $V_{PF}$ , or until a valid I<sup>2</sup>C address is written to the part. Typical oscillator startup time is less than one second. Approximately 2 seconds after  $V_{CC}$  is applied, or a valid I2C address is written, the device makes a temperature measurement and applies the calculated correction to the oscillator. Once the oscillator is running, it continues to run as long as a valid power source is available ( $V_{CC}$  or  $V_{BAT}$ ), and the device continues to measure the temperature and correct the oscillator frequency every 64 seconds.

On the first application of power ( $V_{CC}$ ) or when a valid I<sup>2</sup>C address is written to the part ( $V<sub>BAT</sub>$ ), the time and date registers are reset to 01/01/00 01 00:00:00 (DD/MM/YY DOW HH:MM:SS).

## **VBAT Operation**

There are several modes of operation that affect the amount of  $V_{\text{BAT}}$  current that is drawn. While the device

is powered by  $V<sub>BAT</sub>$  and the serial interface is active, active battery current,  $I<sub>BATA</sub>$ , is drawn. When the serial interface is inactive, timekeeping current  $(I<sub>BATT</sub>)$ , which includes the averaged temperature conversion current, IBATTC, is used (refer to Application Note 3644: *Power Considerations for Accurate Real-Time Clocks*  for details). Temperature conversion current,  $I<sub>BATTC</sub>$ , is specified since the system must be able to support the periodic higher current pulse and still maintain a valid voltage level. Data retention current,  $I_{\text{BATDR}}$ , is the current drawn by the part when the oscillator is stopped (EOSC = 1). This mode can be used to minimize battery requirements for times when maintaining time and date information is not necessary, e.g., while the end system is waiting to be shipped to a customer.

#### **Pushbutton Reset Function**

The DS3231 provides for a pushbutton switch to be connected to the RST output pin. When the DS3231 is not in a reset cycle, it continuously monitors the RST signal for a low going edge. If an edge transition is detected, the DS3231 debounces the switch by pulling the RST low. After the internal timer has expired ( $PB<sub>DB</sub>$ ), the DS3231 continues to monitor the RST line. If the line is still low, the DS3231 continuously monitors the line looking for a rising edge. Upon detecting release, the DS3231 forces the  $\overline{\text{RST}}$  pin low and holds it low for t $_{\text{RST}}$ .

RST is also used to indicate a power-fail condition. When  $V_{CC}$  is lower than  $V_{PF}$ , an internal power-fail signal is generated, which forces the  $\overline{RST}$  pin low. When  $V_{CC}$ returns to a level above  $V_{PF}$ , the  $\overline{RST}$  pin is held low for approximately 250ms ( $t_{REC}$ ) to allow the power supply to stabilize. If the oscillator is not running (see the *Power*  Control section) when V<sub>CC</sub> is applied, t<sub>REC</sub> is bypassed and RST immediately goes high. Assertion of the RST output, whether by pushbutton or power-fail detection, does not affect the internal operation of the DS3231.

#### **Real-Time Clock**

With the clock source from the TCXO, the RTC provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an AM/PM indicator.

The clock provides two programmable time-of-day alarms and a programmable square-wave output. The INT/SQW pin either generates an interrupt due to alarm condition or outputs a square-wave signal and the selection is controlled by the bit INTCN.



*Figure 1. Timekeeping Registers*

*Note: Unless otherwise specified, the registers' state is not defined when power is first applied.*

#### **Address Map**

Figure 1 shows the address map for the DS3231 timekeeping registers. During a multibyte access, when the address pointer reaches the end of the register space (12h), it wraps around to location 00h. On an I2C START or address pointer incrementing to location 00h, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to reread the registers in case the main registers update during a read.

#### **I**2**C Interface**

The  $12C$  interface is accessible whenever either  $V_{CC}$  or  $V<sub>BAT</sub>$  is at a valid level. If a microcontroller connected to the DS3231 resets because of a loss of  $V_{CC}$  or other event, it is possible that the microcontroller and DS3231 I2C communications could become unsynchronized, e.g., the microcontroller resets while reading data from the DS3231. When the microcontroller resets, the DS3231 I2C interface may be placed into a known state by toggling SCL until SDA is observed to be at a high level. At that point the microcontroller should pull SDA low while SCL is high, generating a START condition.

#### **Clock and Calendar**

The time and calendar information is obtained by reading the appropriate register bytes. Figure 1 illustrates the RTC registers. The time and calendar data are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded

decimal (BCD) format. The DS3231 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12- or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic-high being PM. In the 24-hour mode, bit 5 is the 20-hour bit (20–23 hours). The century bit (bit 7 of the month register) is toggled when the years register overflows from 99 to 00.

The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation.

When reading or writing the time and date registers, secondary (user) buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the user buffers are synchronized to the internal registers on any START and when the register pointer rolls over to zero. The time information is read from these secondary registers, while the clock continues to run. This eliminates the need to reread the registers in case the main registers update during a read.

The countdown chain is reset whenever the seconds register is written. Write transfers occur on the acknowledge from the DS3231. Once the countdown chain is reset, to avoid rollover issues the remaining time and date registers must be written within 1 second. The 1Hz square-wave output, if enabled, transitions high 500ms after the seconds data transfer, provided the oscillator is already running.

#### **Alarms**

The DS3231 contains two time-of-day/date alarms. Alarm 1 can be set by writing to registers 07h to 0Ah. Alarm 2 can be set by writing to registers 0Bh to 0Dh. The alarms can be programmed (by the alarm enable and INTCN bits of the control register) to activate the INT/SQW output on an alarm match condition. Bit 7 of each of the time-of-day/date alarm registers are mask bits (Table 2). When all the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers match the corresponding values stored in the time-of-day/date alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. Table 2 shows the possible settings. Configurations not listed in the table will result in illogical operation.

The DY/ $\overline{DT}$  bits (bit 6 of the alarm day/date registers) control whether the alarm value stored in bits 0 to 5 of that register reflects the day of the week or the date of the month. If  $DY/\overline{DT}$  is written to logic 0, the alarm will be the result of a match with date of the month. If  $DY/\overline{DT}$  is written to logic 1, the alarm will be the result of a match with day of the week.

When the RTC register values match alarm register settings, the corresponding Alarm Flag 'A1F' or 'A2F' bit is set to logic 1. If the corresponding Alarm Interrupt Enable 'A1IE' or 'A2IE' is also set to logic 1 and the INTCN bit is set to logic 1, the alarm condition will activate the INT/SQW signal. The match is tested on the once-persecond update of the time and date registers.



#### **Table 2. Alarm Mask Bits**

#### **Control Register (0Eh)**



#### **Special-Purpose Registers**

The DS3231 has two additional registers (control and status) that control the real-time clock, alarms, and squarewave output.

#### **Control Register (0Eh)**

**Bit 7: Enable Oscillator (EOSC).** When set to logic 0, the oscillator is started. When set to logic 1, the oscillator is stopped when the DS3231 switches to  $V<sub>BAT</sub>$ . This bit is clear (logic 0) when power is first applied. When the DS3231 is powered by  $V_{CC}$ , the oscillator is always on regardless of the status of the EOSC bit. When EOSC is disabled, all register data is static.

**Bit 6: Battery-Backed Square-Wave Enable (BBSQW).**  When set to logic 1 with INTCN = 0 and  $V_{CC}$  <  $V_{PF}$ , this bit enables the square wave. When BBSQW is logic 0, the  $\overline{\text{INT}}$ /SQW pin goes high impedance when  $V_{CC}$  <  $V_{PF}$ . This bit is disabled (logic 0) when power is first applied.

**Bit 5: Convert Temperature (CONV).** Setting this bit to 1 forces the temperature sensor to convert the temperature into digital code and execute the TCXO algorithm to update the capacitance array to the oscillator. This can only happen when a conversion is not already in progress. The user should check the status bit BSY before forcing the controller to start a new TCXO execution. A user-initiated temperature conversion does not affect the internal 64-second update cycle.

A user-initiated temperature conversion does not affect the BSY bit for approximately 2ms. The CONV bit remains at a 1 from the time it is written until the conversion is finished, at which time both CONV and BSY go to 0. The CONV bit should be used when monitoring the status of a user-initiated conversion.

**Bits 4 and 3: Rate Select (RS2 and RS1).** These bits control the frequency of the square-wave output when

the square wave has been enabled. The following table shows the square-wave frequencies that can be selected with the RS bits. These bits are both set to logic 1 (8.192kHz) when power is first applied.

#### **SQUARE-WAVE OUTPUT FREQUENCY**



**Bit 2: Interrupt Control (INTCN).** This bit controls the INT/SQW signal. When the INTCN bit is set to logic 0, a square wave is output on the INT/SQW pin. When the INTCN bit is set to logic 1, then a match between the timekeeping registers and either of the alarm registers activates the INT/SQW output (if the alarm is also enabled). The corresponding alarm flag is always set regardless of the state of the INTCN bit. The INTCN bit is set to logic 1 when power is first applied.

**Bit 1: Alarm 2 Interrupt Enable (A2IE).** When set to logic 1, this bit permits the alarm 2 flag (A2F) bit in the status register to assert  $\overline{\text{INT}}$ /SQW (when INTCN = 1). When the A2IE bit is set to logic 0 or INTCN is set to logic 0, the A2F bit does not initiate an interrupt signal. The A2IE bit is disabled (logic 0) when power is first applied.

**Bit 0: Alarm 1 Interrupt Enable (A1IE).** When set to logic 1, this bit permits the alarm 1 flag (A1F) bit in the status register to assert  $\overline{\text{INT}}$ /SQW (when INTCN = 1). When the A1IE bit is set to logic 0 or INTCN is set to logic 0, the A1F bit does not initiate the INT/SQW signal. The A1IE bit is disabled (logic 0) when power is first applied.

#### **Status Register (0Fh)**



#### **Status Register (0Fh)**

**Bit 7: Oscillator Stop Flag (OSF).** A logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period and may be used to judge the validity of the timekeeping data. This bit is set to logic 1 any time that the oscillator stops. The following are examples of conditions that can cause the OSF bit to be set:

- 1) The first time power is applied.
- 2) The voltages present on both  $V_{CC}$  and  $V_{BAT}$  are insufficient to support oscillation.
- 3) The EOSC bit is turned off in battery-backed mode.
- 4) External influences on the crystal (i.e., noise, leakage, etc.).

This bit remains at logic 1 until written to logic 0.

**Bit 3: Enable 32kHz Output (EN32kHz).** This bit controls the status of the 32kHz pin. When set to logic 1, the 32kHz pin is enabled and outputs a 32.768kHz squarewave signal. When set to logic 0, the 32kHz pin goes to a high-impedance state. The initial power-up state of this bit is logic 1, and a 32.768kHz square-wave signal appears at the 32kHz pin after a power source is applied to the DS3231 (if the oscillator is running).

**Bit 2: Busy (BSY).** This bit indicates the device is busy executing TCXO functions. It goes to logic 1 when the conversion signal to the temperature sensor is asserted and then is cleared when the device is in the 1-minute idle state.

**Bit 1: Alarm 2 Flag (A2F).** A logic 1 in the alarm 2 flag bit indicates that the time matched the alarm 2 registers. If the A2IE bit is logic 1 and the INTCN bit is set to logic 1, the INT/SQW pin is also asserted. A2F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

**Bit 0: Alarm 1 Flag (A1F).** A logic 1 in the alarm 1 flag bit indicates that the time matched the alarm 1 registers. If the

A1IE bit is logic 1 and the INTCN bit is set to logic 1, the INT/SQW pin is also asserted. A1F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

#### **Aging Offset**

The aging offset register takes a user-provided value to add to or subtract from the codes in the capacitance array registers. The code is encoded in two's complement, with bit 7 representing the sign bit. One LSB represents one small capacitor to be switched in or out of the capacitance array at the crystal pins. The aging offset register capacitance value is added or subtracted from the capacitance value that the device calculates for each temperature compensation. The offset register is added to the capacitance array during a normal temperature conversion, if the temperature changes from the previous conversion, or during a manual user conversion (setting the CONV bit). To see the effects of the aging register on the 32kHz output frequency immediately, a manual conversion should be started after each aging register change.

Positive aging values add capacitance to the array, slowing the oscillator frequency. Negative values remove capacitance from the array, increasing the oscillator frequency.

The change in ppm per LSB is different at different temperatures. The frequency vs. temperature curve is shifted by the values used in this register. At +25°C, one LSB typically provides about 0.1ppm change in frequency.

Use of the aging register is not needed to achieve the accuracy as defined in the EC tables, but could be used to help compensate for aging at a given temperature. See the *Typical Operating Characteristics* section for a graph showing the effect of the register on accuracy over temperature.

#### **Aging Offset (10h)**





#### **Temperature Register (Upper Byte) (11h)**

#### **Temperature Register (Lower Byte) (12h)**



#### **Temperature Registers (11h–12h)**

Temperature is represented as a 10-bit code with a resolution of 0.25°C and is accessible at location 11h and 12h. The temperature is encoded in two's complement format. The upper 8 bits, the integer portion, are at location 11h and the lower 2 bits, the fractional portion, are in the upper nibble at location 12h. For example, 00011001  $01b = +25.25^{\circ}$ C. Upon power reset, the registers are set to a default temperature of 0°C and the controller starts a temperature conversion. The temperature is read on initial application of  $V_{CC}$  or I<sup>2</sup>C access on  $V_{BAT}$  and once every 64 seconds afterwards. The temperature registers are updated after each user-initiated conversion and on every 64-second conversion. The temperature registers are read-only.

#### **I**2**C Serial Data Bus**

The DS3231 supports a bidirectional I<sup>2</sup>C bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data is defined as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS3231 operates as a slave on the I2C bus. Connections to the bus are made through the SCL input and open-drain SDA I/O lines. Within the bus specifications, a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The DS3231 works in both modes.

The following bus protocol has been defined (Figure 2):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data

line while the clock line is high are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

**Bus not busy:** Both data and clock lines remain high.

**START data transfer:** A change in the state of the data line from high to low, while the clock line is high, defines a START condition.

**STOP data transfer:** A change in the state of the data line from low to high, while the clock line is high, defines a STOP condition.

**Data valid:** The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and the STOP conditions is not limited, and is determined by the master device. The information is transferred bytewise and each receiver acknowledges with a ninth bit.

**Acknowledge:** Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generat-



*Figure 2. I2C Data Transfer Overview*

ing an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the STOP condition.

Figures 3 and 4 detail how data transfer is accomplished on the I<sup>2</sup>C bus. Depending upon the state of the R/W bit, two types of data transfer are possible:

**Data transfer from a master transmitter to a slave receiver.** The first byte transmitted by the master

is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.

**Data transfer from a slave transmitter to a master receiver.** The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the







*Figure 4. Data Read—Slave Transmitter Mode*



*Figure 5. Data Write/Read (Write Pointer, Then Read)—Slave Receive and Transmit*

last byte. At the end of the last received byte, a not acknowledge is returned.

The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released. Data is transferred with the most significant bit (MSB) first.

The DS3231 can operate in the following two modes:

**Slave receiver mode (DS3231 write mode):** Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS3231 address, which is 1101000, followed by the direction bit ( $R/\overline{W}$ ), which is 0 for a write. After receiving and decoding the slave address byte, the DS3231 outputs an acknowledge on SDA. After the DS3231 acknowledges the slave address + write bit, the master transmits a word address to the DS3231. This sets the register pointer on the DS3231, with the DS3231 acknowledging the

transfer. The master may then transmit zero or more bytes of data, with the DS3231 acknowledging each byte received. The register pointer increments after each data byte is transferred. The master generates a STOP condition to terminate the data write.

**Slave transmitter mode (DS3231 read mode):** The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS3231 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit DS3231 address, which is 1101000, followed by the direction bit  $(R/\overline{W})$ , which is 1 for a read. After receiving and decoding the slave address byte, the DS3231 outputs an acknowledge on SDA. The DS3231 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode, the first address that is read is the last one stored in the register pointer. The DS3231 must receive a not acknowledge to end a read.

#### **Handling, PCB Layout, and Assembly**

The DS3231 package contains a quartz tuning-fork crystal. Pick-and-place equipment can be used, but precautions should be taken to ensure that excessive shocks are avoided. Ultrasonic cleaning should be avoided to prevent damage to the crystal.

Avoid running signal traces under the package, unless a ground plane is placed between the package and the signal line. All N.C. (no connect) pins must be connected to ground.

Moisture-sensitive packages are shipped from the factory dry packed. Handling instructions listed on the package label must be followed to prevent damage during reflow. Refer to the IPC/JEDEC J-STD-020 standard for moisture-sensitive device (MSD) classifications and reflow profiles. Exposure to reflow is limited to 2 times maximum.



#### **Chip Information**

SUBSTRATE CONNECTED TO GROUND PROCESS: CMOS

## **Pin Configuration Configuration Configuration**

![](_page_29_Picture_288.jpeg)

#*Denotes an RoHS-compliant device that may include lead (Pb) that is exempt under RoHS requirements. The lead finish is JESD97 category e3, and is compatible with both lead-based and lead-free soldering processes. A "#" anywhere on the top mark denotes an RoHS-compliant device.*

### **Package Information**

For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

![](_page_29_Picture_289.jpeg)

# **Revision History**

![](_page_30_Picture_291.jpeg)

## **Revision History (continued)**

![](_page_31_Picture_224.jpeg)

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*

# LAMPIRAN 4

![](_page_33_Figure_0.jpeg)

# LAMPIRAN 5

![](_page_35_Picture_0.jpeg)

# **VNH2SP30-E**

# Automotive fully integrated H-bridge motor driver

## **Features**

![](_page_35_Picture_297.jpeg)

- 5V logic level compatible inputs
- Undervoltage and overvoltage shut-down
- Overvoltage clamp
- Thermal shut down
- Cross-conduction protection
- **Linear current limiter**
- Very low stand-by power consumption
- PWM operation up to 20 kHz
- Protection against loss of ground and loss of  $V_{CC}$
- Current sense output proportional to motor current
- Package: ECOPACK<sup>®</sup>

## **Description**

The VNH2SP30-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual monolithic high side driver and two low side switches. The high side driver switch is designed using STMicroelectronic's well known and proven proprietary VIPower™ M0 technology which permits efficient integration on the same die of a true Power MOSFET with an intelligent signal/protection circuitry.

![](_page_35_Figure_18.jpeg)

The low side switches are vertical MOSFETs manufactured using STMicroelectronic's proprietary EHD ('STripFET™') process. The three die are assembled in the MultiPowerSO-30 package on electrically isolated leadframes. This package, specifically designed for the harsh automotive environment offers improved thermal performance thanks to exposed die pads. Moreover, its fully symmetrical mechanical design allows superior manufacturability at board level. The input signals  $IN_A$  and  $IN_B$  can directly interface to the microcontroller to select the motor direction and the brake condition. The  $DIAG<sub>A</sub>/EN<sub>A</sub>$  or  $DIAG<sub>B</sub>/EN<sub>B</sub>$ , when connected to an external pull-up resistor, enable one leg of the bridge. They also provide a feedback digital diagnostic signal. The normal condition operation is explained in *Table 12: Truth table in normal operating conditions on page 14*. The motor current can be monitored with the CS pin by delivering a current proportional to its value. The speed of the motor can be controlled in all possible conditions by the PWM up to 20 kHz. In all cases, a low level state on the PWM pin will turn off both the  $LS_A$  and  $LS_B$  switches. When PWM rises to a high level,  $LS_A$  or  $LS_B$  turn on again depending on the input pin state.

#### Table 1. **Device summary**

![](_page_35_Picture_298.jpeg)

# **Contents**

![](_page_36_Picture_79.jpeg)

![](_page_36_Picture_4.jpeg)

# **List of tables**

![](_page_37_Picture_80.jpeg)

![](_page_37_Picture_4.jpeg)

# **List of figures**

![](_page_38_Picture_160.jpeg)

![](_page_38_Picture_5.jpeg)

# **1 Block diagram and pin description**

![](_page_39_Figure_3.jpeg)

## **Figure 1. Block diagram**

![](_page_39_Picture_201.jpeg)

![](_page_39_Picture_202.jpeg)

![](_page_39_Picture_7.jpeg)

![](_page_40_Figure_2.jpeg)

**Figure 2. Configuration diagram (top view)**

![](_page_40_Picture_207.jpeg)

![](_page_40_Picture_208.jpeg)

1.  $GND<sub>A</sub>$  and  $GND<sub>B</sub>$  must be externally connected together.

![](_page_40_Picture_7.jpeg)

<b>Name</b>	<b>Description</b>				
$V_{CC}$	<b>Battery connection</b>				
$GND_A$ , $GND_B$	Power grounds; must always be externally connected together				
$OUT_A, OUT_B$	Power connections to the motor				
$IN_A$ , $IN_B$	Voltage controlled input pins with hysteresis, CMOS compatible. These two pins control the state of the bridge in normal operation according to the truth table (brake to $V_{CC}$ , brake to GND, clockwise and counterclockwise).				
<b>PWM</b>	Voltage controlled input pin with hysteresis, CMOS compatible. Gates of low side FETs are modulated by the PWM signal during their ON phase allowing speed control of the motor.				
$EN_A/DIAG_A$ $EN_B/DIAG_B$	Open drain bidirectional logic pins. These pins must be connected to an external pull up resistor. When externally pulled low, they disable half-bridge A or B. In case of fault detection (thermal shutdown of a high side FET or excessive ON state voltage drop across a low side FET), these pins are pulled low by the device (see truth table in fault condition).				
СS	Analog current sense output. This output sources a current proportional to the motor current. The information can be read back as an analog voltage across an external resistor.				

Table 4. **Pin functions description** 

![](_page_41_Picture_4.jpeg)

# **2 Electrical specifications**

![](_page_42_Figure_3.jpeg)

![](_page_42_Figure_4.jpeg)

## **2.1 Absolute maximum ratings**

![](_page_42_Picture_225.jpeg)

![](_page_42_Picture_226.jpeg)

![](_page_42_Picture_8.jpeg)

## **2.2 Electrical characteristics**

 $V_{CC}$  = 9V up to 16 V; -40°C < T<sub>J</sub> < 150°C, unless otherwise specified.

![](_page_43_Picture_314.jpeg)

![](_page_43_Picture_315.jpeg)

#### Table 7. Logic inputs (IN<sub>A</sub>, IN<sub>B</sub>, EN<sub>A</sub>, EN<sub>B</sub>)

![](_page_43_Picture_316.jpeg)

![](_page_44_Picture_267.jpeg)

#### **Table 8. PWM**

#### Table 9. **Switching (V<sub>CC</sub> = 13V, R<sub>LOAD</sub> = 0.87Ω, unless otherwise specified)**

![](_page_44_Picture_268.jpeg)

1. To avoid false Short to Battery detection during PWM operation, the PWM signal must be low for a time longer than 6µs.

#### **Table 10. Protection and diagnostic**

![](_page_44_Picture_269.jpeg)

.	$\frac{1}{2}$					
Symbol	<b>Parameter</b>	<b>Test conditions</b>		<b>Typ</b>	Max	Unit
$K_1$	<b>IOUT/ISENSE</b>	$I_{\text{OUT}}$ = 30A; $R_{\text{SENSE}}$ = 1.5k $\Omega$ ; $T_i = -40$ to 150°C	9665	11370	13075	
$K_2$	<b>IOUT/ISENSE</b>	$I_{\text{OUT}} = 8A$ ; $R_{\text{SENSE}} = 1.5k\Omega$ ; 9096 $T_i = -40$ to 150°C				
$dK_1/K_1^{(1)}$	Analog sense current drift	$I_{\text{OUT}} = 30A$ ; $R_{\text{SENSE}} = 1.5k\Omega$ ; $T_i = -40$ to 150°C	-8		+8	$\frac{9}{6}$
$dK_2/K_2^{(1)}$	Analog sense current drift	$I_{\text{OUT}} > 8A$ ; $R_{\text{SENSE}} = 1.5k\Omega$ ; $T_i = -40$ to 150°C	$-10$		$+10$	
<b>ISENSEO</b>	Analog sense leakage current	$I_{OUT} = 0A$ ; $V_{SENSE} = 0V$ ; $T_i = -40$ to 150°C	$\Omega$		65	μA

Table 11 **Current sense (9V < V<sub>cc</sub> < 16V)** 

1. Analog sense current drift is deviation of factor K for a given device over (-40°C to 150°C and 9V < V $_{\rm CC}$  < 16V) with respect to its value measured at  ${\rm T}_{\rm j}$  = 25°C, V $_{\rm CC}$  = 13V.

![](_page_45_Figure_5.jpeg)

**Figure 4. Definition of the delay times measurement**

 $\sqrt{2}$ 

![](_page_46_Figure_2.jpeg)

![](_page_46_Figure_3.jpeg)

![](_page_46_Figure_4.jpeg)

![](_page_46_Figure_5.jpeg)

![](_page_46_Picture_6.jpeg)

![](_page_47_Figure_2.jpeg)

**Figure 7. Definition of dynamic cross conduction current during a PWM operation**

![](_page_47_Picture_4.jpeg)

$IN_A$	$IN_{B}$	DIAG <sub>A</sub> /EN <sub>A</sub>	$DIAG_B/EN_B$	<b>OUTA</b>	OUT <sub>R</sub>	<b>CS</b>	<b>Operating mode</b>
				н	Н	High Imp.	Brake to $V_{CC}$
	0					$I_{\text{SENSE}} = I_{\text{OUT}}/K$	Clockwise (CW)
0					н		Counterclockwise (CCW)
	0					High Imp.	Brake to GND

Table 12. **Truth table in normal operating conditions** 

![](_page_48_Picture_171.jpeg)

![](_page_48_Picture_172.jpeg)

*Note: Notice that saturation detection on the low side power MOSFET is possible only if the impedance of the short-circuit from the output to the battery is less than 100m*Ω *when the device is supplied with a battery voltage of 13.5V.*

![](_page_48_Picture_9.jpeg)

ISO T/R - 7637/1 <b>Test pulse</b>	<b>Test Level</b>	<b>Test Level</b> Ш	<b>Test Level</b> Ш	<b>Test Level</b> IV	<b>Test levels</b> delays and impedance		
	$-25V$	$-50V$	$-75V$	$-100V$	2ms, $10\Omega$		
2	$+25V$	$+50V$	$+75V$	$+100V$	0.2ms, $10\Omega$		
За	$-25V$	$-50V$	$-100V$	$-150V$			
3b	$+25V$	$+50V$	$+75V$	$+100V$	0.1 $\mu$ s, 50 $\Omega$		
4	$-4V$	$-5V$	$-6V$	$-7V$	100ms, $0.01\Omega$		
5	$+26.5V$	$+46.5V$	$+66.5V$	$+86.5V$	400ms, $2\Omega$		

Table 14. **Table 14. Electrical transient requirements**

![](_page_49_Picture_168.jpeg)

1. For load dump exceeding the above value a centralized suppressor must be adopted.

![](_page_49_Picture_169.jpeg)

![](_page_49_Picture_7.jpeg)

## **2.3 Electrical characteristics curves**

![](_page_50_Figure_3.jpeg)

![](_page_50_Figure_4.jpeg)

![](_page_50_Figure_5.jpeg)

![](_page_50_Figure_6.jpeg)

![](_page_50_Figure_7.jpeg)

![](_page_50_Figure_8.jpeg)

![](_page_50_Figure_9.jpeg)

![](_page_50_Figure_11.jpeg)

 $\sqrt{27}$ 

![](_page_51_Figure_1.jpeg)

#### **Figure 16. Delay time during change of operation mode**

![](_page_51_Figure_3.jpeg)

![](_page_51_Figure_4.jpeg)

![](_page_51_Figure_5.jpeg)

#### **Figure 14. Input hysteresis voltage Figure 15. High level enable pin current**

![](_page_51_Figure_7.jpeg)

**Figure 17. Enable clamp voltage**

![](_page_51_Figure_9.jpeg)

![](_page_51_Figure_11.jpeg)

17/33

#### PWM high level voltage **Figure 20. PWM high level voltage Figure 21. PWM low level voltage**

![](_page_52_Figure_3.jpeg)

![](_page_52_Figure_4.jpeg)

![](_page_52_Figure_5.jpeg)

-50 -25 0 25 50 75 100 125 150 175 Tc (°C)

![](_page_52_Figure_6.jpeg)

![](_page_52_Figure_7.jpeg)

![](_page_52_Figure_8.jpeg)

![](_page_52_Figure_9.jpeg)

Tc (°C)

18/33

![](_page_52_Picture_12.jpeg)

 **Figure 26. On state high side resistance vs Tcase**

![](_page_53_Figure_3.jpeg)

 $_{0}$   $_{-50}$ 1

![](_page_53_Figure_4.jpeg)

 $_{0}$   $_{-50}$ 

![](_page_53_Figure_5.jpeg)

-50 -25 0 25 50 75 100 125 150 175 Tc (°C)

![](_page_53_Figure_6.jpeg)

![](_page_53_Figure_7.jpeg)

**Figure 27. On state low side resistance vs** 

190 200 td(off)  $(\mu s)$ 

Figure 29. Turn-Off delay time

![](_page_53_Figure_10.jpeg)

-50 -25 0 25 50 75 100 125 150 175 Tc (°C)

![](_page_53_Figure_12.jpeg)

# **3 Application information**

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered as an input pin by the device. This pin must be externally pulled high.

PWM pin usage: in all cases, a "0" on the PWM pin will turn off both  $LS_A$  and  $LS_B$  switches. When PWM rises back to "1",  $LS_A$  or  $LS_B$  turn on again depending on the input pin state.

![](_page_54_Figure_5.jpeg)

#### **Figure 32. Typical application circuit for DC to 20 kHz PWM operation short circuit protection**

*Note: The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple onto supply*  line at PWM operation. Stored energy of the motor inductance may fly back into the blocking capacitor, if the bridge driver goes into *tri-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, 500µF per 10A load current is recommended.*

> In case of a fault condition the  $DIAG_X/EN_X$  pin is considered as an output pin by the device.The fault conditions are:

- overtemperature on one or both high sides
- short to battery condition on the output (saturation detection on the low side power MOSFET)

Possible origins of fault conditions may be:

- $OUT_A$  is shorted to ground  $\rightarrow$  overtemperature detection on high side A.
- OUT<sub>A</sub> is shorted to  $V_{CC} \rightarrow$  low side power MOSFET saturation detection.

![](_page_54_Picture_16.jpeg)

When a fault condition is detected, the user can know which power element is in fault by monitoring the  $IN_A$ ,  $IN_B$ , DIAG<sub>A</sub>/EN<sub>A</sub> and DIAG<sub>B</sub>/EN<sub>B</sub> pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the respective output  $(OUT<sub>x</sub>)$  again, the input signal must rise from low to high level.

![](_page_55_Figure_4.jpeg)

**Figure 33. Behavior in fault condition (How a fault can be cleared)**

*Note: In case of the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:* 

- *Clear the fault in the device (toggle : INA if ENA=0 or INB if ENB=0)*
- *Pull low all inputs, PWM and Diag/EN pins within tDEL.*

*If the Diag/En pins are already low, PWM=0, the fault can be cleared simply toggling the input. The device will enter in stby mode as soon as the fault is cleared.*

## **3.1 Reverse battery protection**

Three possible solutions can be considered:

- 1. a Schottky diode D connected to  $V_{CC}$  pin
- 2. an N-channel MOSFET connected to the GND pin (see *Figure 32: Typical application circuit for DC to 20 kHz PWM operation short circuit protection on page 20*)
- 3. a P-channel MOSFET connected to the  $V_{CC}$  pin

The device sustains no more than -30A in reverse battery conditions because of the two body diodes of the power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH2SP30-E are pulled down to the  $V_{CC}$  line (approximately -1.5V). A series resistor must

![](_page_55_Picture_16.jpeg)

57

be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{\rm Rmax}$  is the maximum target reverse current through µC I/Os, the series resistor is:

![](_page_56_Figure_3.jpeg)

![](_page_56_Figure_4.jpeg)

*Note: The VNH2SP30-E can be used as a high power half-bridge driver achieving an On resistance per leg of 9.5m*Ω*.* 

![](_page_56_Figure_7.jpeg)

![](_page_56_Figure_8.jpeg)

*Note: The VNH2SP30-E can easily be designed in multi-motors driving applications such as seat positioning systems where only one motor must be driven at a time. DIAG<sub>X</sub>/EN<sub>X</sub> pins allow to put unused half-bridges in high impedance.* 

![](_page_57_Picture_197.jpeg)

**Figure 36. Waveforms in full bridge operation**

![](_page_57_Picture_4.jpeg)

![](_page_58_Figure_2.jpeg)

**Figure 37. Waveforms in full bridge operation** (continued)

![](_page_58_Picture_5.jpeg)

# **4 Package and PCB thermal data**

## **4.1 PowerSSO-30 thermal data**

#### **Figure 38. MultiPowerSO-30™ PC board**

![](_page_59_Figure_5.jpeg)

*Note:* Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area = 58mm x 58mm, PCB *thickness = 2mm. Cu thickness = 35*μ*m, Copper areas: from minimum pad layout to 16cm2).*

#### **Figure 39. Chipset configuration**

![](_page_59_Figure_9.jpeg)

#### Figure 40. Auto and mutual R<sub>thi-amb</sub> vs PCB copper area in open box free air **condition**

![](_page_59_Figure_11.jpeg)

![](_page_59_Picture_13.jpeg)

## **4.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode**

Table 15. **Thermal calculation in clockwise and anti-clockwise operation in steadystate mode**

	$ $ HS <sub>A</sub> $ $ HS <sub>B</sub> $ $ LS <sub>A</sub> $ $ LS <sub>B</sub>		<sup>I</sup> ¡HSAB	<sup>I</sup> jLSA	<sup>I</sup> jLSB
ON	OFF OFF ON		$P_{dHSA}$ x $R_{thHS}$ + $P_{dLSB}$   $P_{dHSA}$ x $R_{thHSLS}$ + $x R_{thHSLS} + T_{amb}$	$P_{dLSB}$ x $R_{thLSLS}$ + $T_{amb}$	$P_{dHSA}$ x $R_{thHSLS}$ + $P_{dLSB}$ $x RthLS + Tamb$
OFF	ON		ON $\overline{OPT}$ $\begin{bmatrix} P_{dHSB} & R_{thHS} & P_{dLSA} & P_{dHSB} & R_{thHSLS} & P_{thHSS} & P_{thHSS$ $x R_{thHSLS} + T_{amb}$	$P_{dLSA}$ x $R_{thLS}$ + $T_{amb}$	$P_{dHSB}$ x $R_{thHSLS}$ + $P_{dLSA}$ $x R_{thLSLS} + T_{amb}$

## **4.1.2 Thermal resistances definition (values according to the PCB heatsink area)**

 $$  $HS<sub>B</sub>$  in ON state)

 $R_{thLS} = R_{thLSA} = R_{thLSB} =$  Low Side Chip Thermal Resistance Junction to Ambient

**R<sub>thHSLS</sub>** = R<sub>thHSALSB</sub> = R<sub>thHSBLSA</sub> = Mutual Thermal Resistance Junction to Ambient between High Side and Low Side Chips

**R<sub>thLSLS</sub>** = R<sub>thLSALSB</sub> = Mutual Thermal Resistance Junction to Ambient between Low Side Chips

## **4.1.3 Thermal calculation in transient mode(a)**

 $T_{\text{IHSAB}} = Z_{\text{thHS}} \times P_{\text{dHSAB}} + Z_{\text{thHS}} \times (P_{\text{dLSA}} + P_{\text{dLSB}}) + T_{\text{amb}}$  $T_{\text{ILSA}} = Z_{\text{thHS}}$  s x  $P_{\text{dHSAB}} + Z_{\text{thLS}}$  s  $P_{\text{dLSA}} + Z_{\text{thLS}}$  s x  $P_{\text{dLSB}} + T_{\text{amb}}$  $T_{\text{iLSB}} = Z_{\text{thHSLS}} \times P_{\text{dHSAB}} + Z_{\text{thLSLS}} \times P_{\text{dLSA}} + Z_{\text{thLS}} \times P_{\text{dLSB}} + T_{\text{amb}}$ 

### **4.1.4 Single pulse thermal impedance definition (values according to the PCB heatsink area)**

**ZthHS** = High Side Chip Thermal Impedance Junction to Ambient

 $Z_{thLS} = Z_{thLSA} = Z_{thLSB} =$  Low Side Chip Thermal Impedance Junction to Ambient

**ZthHSLS** = ZthHSABLSA = ZthHSABLSB = Mutual Thermal Impedance Junction to Ambient between High Side and Low Side Chips

 $Z_{thLSLS} = Z_{thLSALSB} =$  Mutual Thermal Impedance Junction to Ambient between Low Side **Chips** 

a. Calculation is valid in any dynamic operating condition.  $P_d$  values set by user.

![](_page_60_Picture_18.jpeg)

![](_page_60_Picture_19.jpeg)

 $\sqrt{2}$ 

#### **Equation 1: pulse calculation formula**

**Z<sub>TH</sub>** $\delta$  = R<sub>TH</sub>  $P \delta$  + Z<sub>THtp</sub>(1- $\delta$ ) where  $\delta = \frac{t}{p}$  T

![](_page_61_Figure_4.jpeg)

**Figure 41. MultiPowerSO-30 HSD thermal impedance junction ambient single pulse**

![](_page_61_Figure_6.jpeg)

27/33

![](_page_62_Figure_2.jpeg)

#### **Figure 43. Thermal fitting model of an H-bridge in MultiPowerSO-30**

#### Table 16. **Thermal parameters**<sup>(1)</sup>

![](_page_62_Picture_193.jpeg)

1. The blank space means that the value is the same as the previous one.

![](_page_62_Picture_7.jpeg)

# **5 Package and packing information**

# **5.1 ECOPACK® packages**

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. ECOPACK® packages are lead-free. The category of Second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at www.st.com.

# **5.2 MultiPowerSO-30 package mechanical data**

![](_page_63_Figure_7.jpeg)

**Figure 44. MultiPowerSO-30 package outline**

![](_page_63_Picture_9.jpeg)

 $\sqrt{2}$ 

![](_page_64_Picture_94.jpeg)

![](_page_64_Picture_95.jpeg)

**Figure 45. MultiPowerSO-30 suggested pad layout**

![](_page_64_Figure_5.jpeg)

## **5.3 Packing information**

*Note: The devices can be packed in tube or tape and reel shipments (see the Device summary on page 1 for packaging quantities).*

![](_page_65_Figure_4.jpeg)

![](_page_65_Figure_5.jpeg)

![](_page_65_Figure_6.jpeg)

![](_page_65_Figure_7.jpeg)

![](_page_65_Picture_8.jpeg)

 $\sqrt{2}$ 

# **6 Revision history**

![](_page_66_Picture_134.jpeg)

![](_page_66_Picture_135.jpeg)

#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

**www.st.com**

![](_page_67_Picture_16.jpeg)